Coded data generation or conversion – Digital code to digital code converters – To or from minimum d.c. level codes
Reexamination Certificate
2007-09-11
2007-09-11
Mai, Lam T. (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from minimum d.c. level codes
C341S050000
Reexamination Certificate
active
11342780
ABSTRACT:
A transmitter for a data communication system that comprises a transmission line between first and second integrated circuits. An encoder on the first integrated circuit encodes an input data stream to produce a sequence of codewords, wherein codewords in the sequence are members of a set of codewords representing data in the input data stream, and the members of the set are substantially DC balanced, such as a Manchester encoded symbol set. An integrating circuit on the second integrated circuit integrates codewords by integrating for a first interval with a positive polarity within a particular signaling cell, and integrating for a second interval with a negative polarity within the particular signaling cell, to produce output representing the codewords. A sense circuit produces an output data stream.
REFERENCES:
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4710922 (1987-12-01), Scott
patent: 4893175 (1990-01-01), Fukada
patent: 5084871 (1992-01-01), Carn et al.
patent: 5170396 (1992-12-01), Rivers et al.
patent: 5235617 (1993-08-01), Mallard, Jr.
patent: 5396239 (1995-03-01), McMahon et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5525983 (1996-06-01), Patel et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5708389 (1998-01-01), Gabara
patent: 6321282 (2001-11-01), Horowitz et al.
patent: 6359931 (2002-03-01), Perino et al.
patent: 6362757 (2002-03-01), Lee et al.
patent: 6369652 (2002-04-01), Nguyen et al.
patent: 6396329 (2002-05-01), Zerbe
patent: 6448815 (2002-09-01), Talbot et al.
patent: 6463392 (2002-10-01), Nygaard et al.
patent: 6469555 (2002-10-01), Lau et al.
patent: 6473439 (2002-10-01), Zerbe et al.
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 6556628 (2003-04-01), Poulton et al.
patent: 6556934 (2003-04-01), Higashide
patent: 6606350 (2003-08-01), Dress, Jr. et al.
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6657468 (2003-12-01), Best et al.
patent: 6788222 (2004-09-01), Hall et al.
patent: 6804193 (2004-10-01), Dubreuil
patent: 7061406 (2006-06-01), Dally et al.
patent: 2003/0108110 (2003-06-01), Harres
patent: 2004/0109510 (2004-06-01), Bessios et al.
patent: 2004/0233190 (2004-11-01), Chow
SLDRAM Inc., “400 Mb/s/pin SLDRAM,” Draft Advance (Jul. 9, 1998), 1-69.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium (Aug. 29, 1997), 1-14.
Gillingham, Peter, “SLDRAM: High-Performance, Open-Standard Memory,” IEEE (1997), 29-39.
Redwood Technology Brief, “High Performance Parallel Bus Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
RDRAM® Overview, “High Performance Memory Interface Solution,” Copyright 2003 Rambus, Inc., all rights reserved, 4 pages.
Paris, Lluis et al., “WP 24.3: An 800MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL,” ISSCC Slide Supplement IEEE 1999, 352-353.
RAMBUS “Direct Rambus Short Channel Layout Guide, Version 0.95” (Aug. 2001) , 40 pages.
RAMBUS “Direct Rambus Long Channel Design Guide” (2000), 45 pages.
Lewis, Dave, “Easy-to-Use LVDS Serdes for the Serdes Neophyte,” National Semiconductor, National Edge (Sep. 2001) 5 pages, http://www.national.com
ationaledge/sep01/864.html.
RAMBUS, Inc. “RDRAM Direct Rambus Clock Generator” (Apr. 2002), 22 pages.
Yellowstone Technology Brief, “High Performance Memory Interface Technology,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Lee, Ming-Ju, Edward et al., “TP 15.3: A 90mW 4Gb/s Equalized I/O Circuit with input Offset Cancellation” IEEE International Solid-State Circuits Conference, pp. 252-253.
RaSer™ X Product Brief, “Highly Flexible 10 Gbps Backplane Serial Link Interface,” Copyright 2003 Rambus, Inc., all rights reserved, 2 pages.
Nakamura, Kazuyuki, et al., “A 6 Gbps CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock,” 1998 Symposium on VLSI Circuits Digest of Technical Papers, 196-197.
Chang, Ken K. Y., et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, 1-9.
Poulton, John, et al., A Tracking Clock Recovery Receiver for 4Gb/s Signaling, Hot Interconnects '97, Aug. 21-23, 1997, Palo Alto, CA, 1-13.
Hu, Timothy H., et al., “A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-μ CMOS,” IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, 1314-1320.
Dally, W, et al., “Digital Systems Engineering,” Cambridge University Press, 1998, pp. 447-449.
Eldering, Charles A., et al., “Digital Burst Mode Clock Recovery Technique for Fiber-Optic Systems,” Journal of Lightwave Technology, vol. 12, No. 2, Feb. 1994, 271-279.
Cerisola, M., et al., “CORD—a WDM Optical Network: Control Mechanism Using Subcarrier Multiplexing and Novel Synchronization Solutions,” Communications, 1995. ICC 95 Seattle, Gateway to Globalization, 1995 IEEE International Conference on , vol. 1 , Jun. 18-22, 1995, pp. 261-265 vol 1.
Banu, Mihai, et al., “TA 6.4: A 660Mv/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid State Circuits Conference, 1993, 102-103, 270.
Widmer, A.X., et al., “A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, 440-451.
Nakase, Yasunobu et al, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4 (Apr. 1999), 494-501.
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS” Technical Report No. CSL-TR-98-775, Sponsored By Center for Integrated Systems, Sun Microsystems and LSI Logic Inc. Dec. 1998, pp. 1-182.
Kim, Sungjoon, et al, “An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling,” IEEE 1995 Custom Integrated Circuits Conference, 22.7.1-22.7.4.
Chang, Kun Yung “Design of a CMOS Asymmetric Serial Link” A Dissertation Submitted to the Department of Electrical Engineering and the Committee on Graduate Studies of Stanford University Aug. 1999, 119 pages.
“Draft Standard for a High-Speed Memory Interface (SyncLink)”, Draft 0.99 IEEE P1596.7-199X (1996), 56 pages.
EIA/JEDEC Standard No. 8-B (JESD8-b) “Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits,” (Sep. 1999) 12 pages.
EIA/JEDEC Standard No. 8-6 (EIA/JESD8-6) “High Speed Transceiver Logic (HSTL) A 1.5 V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits,” (Aug. 1995) 16 pages.
JEDEC Standard—JESD8-16 “Bus Interconnect Logic (BIC) for 1.2 Volts,” (Apr. 2004) 16 pages.
Yang, Chih-Kong Ken “Design of High-Speed Serial Links in CMOS,” Technical Report No. CSL-TR-98-775, Sponsored by Center for Integrated Systems, Sun Microsystems and LSI Logic, Inc. Dec. 1998, pp. 1-182.
Standard Microsystems Corporation datasheet for 10/100 Fast Ethernet PHY Transceiver, rev. Aug. 24, 2001, 22 pp.
Standard Microsystems Corporation datasheet for 10/100 Non-PCI Ethernet Single Chip MAC + PHY, rev. 1.8 (Jul. 13, 2005), 142 pp.
Dally William J
Poulton John W
Haynes Beffel & Wolfeld LLP
Mai Lam T.
Rambus Inc.
LandOfFree
Low power, DC-balanced serial link transmitter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power, DC-balanced serial link transmitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power, DC-balanced serial link transmitter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745861