Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-03-12
1998-06-02
Cunningham, Terry
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327212, 327203, H03K 3356
Patent
active
057606277
ABSTRACT:
A latch comprises first and second NFETs and a first inverter. Data is applied without inversion to the gate of the first NFET and via the first inverter to the gate of the second NFET. A third NFET has a drain connected to the sources of the first and second NFETs. A clock is applied to the gate of the third NFET. Thus, there is only one NFET subject to the constant switching the clock, and therefore the constant power dissipation caused by the clock. To latch the data from the first and second NFETS, first and second inverters are connected in paralle with each other such that the output of each inverter is connected to the input of the other inverter. The input of one of the inverters is connected to the drain of the first NFET and the input of the other inverter is connected to the drain of the second NFET. A second stage of latching is also disclosed.
REFERENCES:
patent: 3812384 (1974-05-01), Skorup
patent: 4554664 (1985-11-01), Schultz
patent: 4669061 (1987-05-01), Bhavsar
patent: 4728823 (1988-03-01), Kinoshita
patent: 4843264 (1989-06-01), Galbraith
patent: 5032783 (1991-07-01), Hwang et al.
patent: 5036217 (1991-07-01), Rollins et al.
patent: 5170074 (1992-12-01), Aoki
patent: 5384493 (1995-01-01), Furuki
patent: 5465060 (1995-11-01), Pelella
patent: 5469079 (1995-11-01), Mahant-Shetti et al.
patent: 5508648 (1996-04-01), Banik
patent: 5532634 (1996-07-01), Sato
patent: 5552737 (1996-09-01), Chen
Gregor Roger Paul
Yenik Gary Francis
Cunningham Terry
International Business Machines - Corporation
Samodovitz Arthur J.
Shin Eunja
LandOfFree
Low power CMOS latch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power CMOS latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power CMOS latch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464663