Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-11-19
1992-05-19
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307452, 307481, H03K 19092, H03K 19096
Patent
active
051151502
ABSTRACT:
A complementary metal oxide semiconductor (CMOS) inverter circuit wherein the complementary PFET is replaced by a small CMOS inverter and an NFET having a size substantially the same as that of the complementary NFET. By so adding the small CMOS inverter and changing the complementary PFET to an NFET, power may be reduced and speed increased. Such an inverter is preferably used in a latching bus receiver to reduce setup time. This is made possible due to the characteristics of an NFET relative to those of a PFET, namely, that the NFET changes logic level much more quickly than a correspondingly sized PFET. These circuits may also be used for decreasing the high to low and low to high setup times for latching purposes. A faster input to output latching speed is thus made possible without increasing the power even for heavily loaded outputs, and all of this may be done with a similar utilization of chip area.
REFERENCES:
patent: 3737673 (1973-06-01), Suzuki
patent: 3862440 (1975-01-01), Suzuki et al.
patent: 4698526 (1987-10-01), Allan
patent: 4849658 (1989-07-01), Iwamura et al.
patent: 4954731 (1990-09-01), Dhong et al.
Hewlett-Packard Co.
Roseen Richard
Westin Edward P.
LandOfFree
Low power CMOS bus receiver with small setup time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power CMOS bus receiver with small setup time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power CMOS bus receiver with small setup time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2418433