Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2001-04-11
2002-11-19
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S148000
Reexamination Certificate
active
06483358
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention is related to the field of charge pumps, and particularly their use in phase locked loops (PLLs).
2. Description of the Related Art
Charge pumps are employed in a wide variety of circuits, such as voltage doublers, clock doublers, phase-locked loops (PLLs), delay locked loops, memory systems, etc. Generally, a charge pump is configured to provide or remove charge from an output node of the charge pump in response to input up and down signals (respectively).
Charge pumps may experience error during operation from a variety of sources. Charge injection error may occur during switching of the transistors internal to the charge pump in response to the up and down signals. Clock feedthrough error may also be experienced across the parasitic gate to source and drain capacitances. Furthermore, transistor imperfections such as body effect, channel length modulation, drain induced barrier loading (DIBL), etc. may cause errors in the charge pump's operation.
These errors affect the amount of charge provided on or removed from the output node of the charge pump in response to a particular pulse width of the up and down signals, respectively. At reduced operating voltages (which are become more and more common as integrated circuit fabrication technologies advance), these errors are magnified.
SUMMARY OF THE INVENTION
A charge pump includes at least one switching transistor for switching current on or off in response to an up or down signal, a pair of transistors (one coupled to the source and the other to the drain of the switching transistor) each having its source and drain shorted and coupled to receive a complement of the signal on the gate terminal of the switching transistor on their gate terminals, and a fourth transistor coupled to the drain of the switching transistor and a power supply. The pair of transistors may reduce charge injection error by the switching transistor. They are activated concurrent with the deactivation of the switching transistor, and thus their channels are acquiring charge at a time when the charge injection may occur from the switching transistor. The acquired charge may include the injected charge. Additionally, since the gate terminals of the pair of transistors are transitioned in the opposite direction as the gate terminal of the switching transistor, clock feedthrough from the pair of transistors may reduce clock feedthrough error from the switching transistor. In one implementation, the pair of transistors may be sized approximately ½ the size of the switching transistor. Thus, parasitic capacitances between the gate terminal of the pair and the source and drain may be approximately ½ of the parasitic capacitances of the switching transistor. However, since the source and drain of each of the pair of transistors is shorted, the parasitic capacitances in parallel add to produce approximately the same parasitic capacitance on the source or drain as the switching transistor has. The fourth transistor may provide for active shutoff of a current transistor being switched by the switching transistor, by actively charging the source of the current transistor to a voltage which is not exceeded by the gate terminal of the current transistor.
In one embodiment, the charge pump may employ dummy loads to more accurately balance the load on the up and down signals received by the charge pump, in order to more evenly balance the up and down currents on the output node of the charge pump.
Broadly speaking, a circuit is contemplated. The circuit comprises a first, second, third, and fourth transistor. The first transistor, second transistor, and third transistor are coupled in series. The first transistor includes a first terminal, a second terminal, and a first gate terminal. The second transistor includes a third terminal, a fourth terminal, and a second gate terminal. The third transistor includes a fifth terminal, a sixth terminal, and a third gate terminal. The first terminal, the second terminal, and the third terminal are connected to a first node. The fourth terminal, the fifth terminal, and the sixth terminal are connected to a second node. The second gate terminal is coupled to receive a first signal, and the first gate terminal and the third gate terminal are coupled to receive a complement of the first signal. The fourth transistor has a seventh terminal, an eighth terminal, and a fourth gate terminal. The seventh terminal is coupled to the first node, the eighth terminal is coupled to a power supply, and the fourth gate terminal is coupled to receive the first signal.
Additionally, a method is contemplated. A first transistor having a first terminal and a second terminal is activated. The first transistor is deactivated. Concurrent with activating the first transistor, a second transistor having a third terminal and a fourth terminal each connected to the first terminal and a third transistor having a fifth terminal and a sixth terminal each connected to the second terminal are deactivated. Concurrent with deactivating the first transistor, the second transistor and the third transistor are activated. Concurrent with deactivating the first transistor, a fourth transistor having a seventh terminal coupled to the first terminal and an eighth terminal coupled to a power supply is activated.
REFERENCES:
patent: 5151665 (1992-09-01), Wentzler
patent: 5345118 (1994-09-01), Khoury
patent: 5404250 (1995-04-01), Hase et al.
patent: 5485126 (1996-01-01), Gersbach et al.
patent: 5512861 (1996-04-01), Sharma
patent: 5559474 (1996-09-01), Matsumoto et al.
patent: 5631587 (1997-05-01), Co et al.
patent: 5898336 (1999-04-01), Yamaguchi
patent: 5977806 (1999-11-01), Kikuchi
patent: 6037622 (2000-03-01), Lin et al.
patent: 6046626 (2000-04-01), Saeki et al.
patent: 6127880 (2000-10-01), Holst et al.
patent: 6177830 (2001-01-01), Rao
patent: 6320470 (2001-11-01), Arai et al.
patent: 282 673 (1988-09-01), None
Young, et al., “A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors,” IEEE Journal of Slid-State Circuits, vol. 27, No. 11, Nov. 1992, 9 pages.
Vincent R. von Kaenel, “A High-Speed, Low-Power Clock Generator for a Microprocessor Application,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, 3 pages.
Patrik Larsson, Bell Labs, Lucent Technologies, Holmdel, NJ, “A2-1600NHz 1.2-2.5V CMOS Clock-Recovery PLL with Feedback Phase-Selection and Averaging Phase-Interpolation for Jitter Reduction,” IEEE International Solid-State Circuits Conference, ISSCC99/Session 20/Paper WA 20.6, 1999, 1 page.
Bult, et al., “A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain,” IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, 3 pages.
von Kaenel, et al., “A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 4 pages.
Horowitz, “The Art of Electronics,” Cambridge Univ. Press, 198015 pages.
SiByte, “Target Applications,”http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,”http://sibyte.com/mercurian/techoogy.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,”http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1,1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
Broadcom Corporation
Cunningham Terry D.
Merkel Lawrence J.
Tra Quan
LandOfFree
Low power, charge injection compensated charge pump does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power, charge injection compensated charge pump, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power, charge injection compensated charge pump will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2969452