Low-power area-efficient absolute value arithmetic unit

Details Low-power area-efficient absolute value arithmetic unit Low-power area-efficient absolute value arithmetic unit

1992-05-22

1993-10-05

Malzahn, David H.

Boots, shoes, and leggings

364787, G06F 738

Patent

active

052511642

ABSTRACT:
A high-speed, area efficient, low-power absolute value arithmetic unit that efficiently produces the absolute value of the difference of two input operands. This arithmetic unit is adaptable to provide other output functions. Further, the arithmetic unit of the present invention may be utilized as a data path element in a high performance floating point arithmetic unit. The present invention includes a propagate and generate block, a carry-chain-and a difference multiplexer. Operands A and B are received by the absolute value arithmetic unit. The propagate and generate block converts operands A and B into propagate signals and generate signals. The carry-chain-receives propagate and generate signals and produces carry-chain-propagate signals and carry-chain-generate signals for every bit, where the most significant carry-chain-generate signal is used to indicate a borrow. The difference multiplexer receives the carry-chain-propagate and carry-chain-generate signals as well as propagate singals from the propagate-and-generate block and produces A-B and B-A. The difference multiplexer then selects either A-B or B-A to produce as an output the absolute value of A-B. The borrow signal acts as the selection means for obtaining the absolute value of A-B. In either case, .vertline.A-B.vertline. is obtained with essentially the same amount of hardware as only one core subtractor. The present invention uses approximately half the amount of hardware as the fastest conventional absolute value arithmetic units and therefore is approximately 50% more compact. The entire absolute value arithmetic unit of the present invention requires essentially the same amount of area as only one conventional adder/subtractor. In addition, the present invention sacrifices no speed to achieve its smaller size and consumes less power than a conventional absolute value subtractor.

REFERENCES:
patent: 4849921 (1989-07-01), Yasumoto et al.
patent: 4953115 (1990-08-01), Kanoh
patent: 4982352 (1991-01-01), Taylor et al.
patent: 5027308 (1991-06-01), Sit et al.
patent: 5086405 (1992-02-01), Chung et al.
patent: 5111421 (1992-05-01), Molnar et al.
patent: 5148386 (1992-09-01), Hori
David A. Patterson and John L. Hennessy, "Computer Architecture A Quantitative Approach", pp. A-1 thru A-62, Computer Arithmetic, Morgan Kaufmann Publishers, Inc. San Mateo, Calif. 1990.
Joseph J. F. Cavanagh, "Digital Computer Arithmetic", Chapter two, Fixed-Point Addition and Subtraction, pp. 98-136, McGraw-Hill Book Company, United States, 1984.
Joseph J. F. Cavanagh, "Digital Computer Arithmetic", Chapter Six, Floating-Point Arithmetic, pp. 353-420, McGraw-Hill Book Company, United States, 1984.

Affiliated with

Also associated with

Rating

Low-power area-efficient absolute value arithmetic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-power area-efficient absolute value arithmetic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-power area-efficient absolute value arithmetic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1010341