Low power and low timing jitter phase-lock loop and method

Details Low power and low timing jitter phase-lock loop and method Low power and low timing jitter phase-lock loop and method

2007-10-02

2007-10-02

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C331S016000, C375S376000

Reexamination Certificate

active

11394506

ABSTRACT:
A phase-lock loop generates an output clock signal from an input clock signal. The output clock signal is coupled through a clock tree and is fed back to a phase detector, which compares the phase of the output clock signal to the phase of the input clock signal. The output clock signal is generated by a voltage controlled oscillator having a control input coupled to receive an output from the phase detector, and a frequency multiplier coupled to the output of the voltage controlled oscillator. As a result, the CLKOUTsignal generated by the frequency multiplier has a relatively high frequency while the voltage controlled oscillator, by operating at a relatively low frequency, uses relatively little power.

REFERENCES:
patent: 4516083 (1985-05-01), Turney
patent: 4668923 (1987-05-01), Lofter
patent: 4766397 (1988-08-01), Adams
patent: 5337023 (1994-08-01), Hobrecht
patent: 5630222 (1997-05-01), Barrett, Jr. et al.
patent: 5712883 (1998-01-01), Miller et al.
patent: 5945881 (1999-08-01), Lakshmikumar
patent: 6014048 (2000-01-01), Talaga, Jr. et al.
patent: 6049238 (2000-04-01), Shimizu et al.
patent: 6317161 (2001-11-01), Renner et al.
patent: 6424192 (2002-07-01), Lee et al.
patent: 6441655 (2002-08-01), Fallahi et al.
patent: 6445229 (2002-09-01), Schenck et al.
patent: 6480047 (2002-11-01), Abdel-Maguid et al.
patent: 6538518 (2003-03-01), Chengson
patent: 6646477 (2003-11-01), Xin-LeBlanc
patent: 6744323 (2004-06-01), Moyal et al.
patent: 6756828 (2004-06-01), Lee et al.
patent: 6768358 (2004-07-01), Birk et al.
patent: 6885253 (2005-04-01), Ahmed

Affiliated with

Also associated with

Rating

Low power and low timing jitter phase-lock loop and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power and low timing jitter phase-lock loop and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power and low timing jitter phase-lock loop and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3843616