Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2001-10-25
2003-04-08
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S143000
Reexamination Certificate
active
06545622
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to the field of analog equalizers. More particularly, the present invention provides an improved analog equalizer that is capable of adaptively compensating for analog signal distortions that are caused by transmitting an analog signal through a cable to a receiver.
BACKGROUND OF THE INVENTION
A gigabit data transmission rate is equal to the transmission of one billion (10
9
) bits per second. The use of transceivers that are capable of gigabit data transmission rates is well known in digital communications technology. A gigabit Ethernet system enables data communication by transmitting and receiving data bits as analog signals over a Category 5 (CAT-5) unshielded twisted pair (UTP) cable. During the data communication process a receiver recovers the digital data from the transmitted analog signal. Data carrying signals are distorted severely as they are transmitted over a long cable length at a high frequency in the form of a multi level symbol alphabet, such as MLT-3 or PAM-17.
In such a case a gigabit receiver operates under several detrimental effects such as cable attenuation, echo from its own transmitter, etc. If channel distortion is not equalized or corrected, then the recovered clock signal from the received signal will be so erroneous that the recovered data will have an unacceptable bit error rate (BER), typically greater than 10
−10
. It is thus often necessary to improve the signal quality before attempting clock or data recovery. A cable equalizer circuit is implemented to compensate for the cable transmission loss and reshape the signal to its original (transmitted) waveform to improve inter-symbol interference (ISI) of the recovered data.
The transmission loss in decibels (dB) within the cable is linearly proportional to the cable length. The cable transmission loss in decibels (dB) is also proportional to the square root of the data transmission rate. The data transmission rate or transmission frequency and cable length are interdependent. An adaptive equalizer synthesizes a frequency response that is inversely proportional to that of the cable.
Various types of adaptive equalizers have been developed. Prior art adaptive equalizers improve signal quality either alone or in combination with digital finite impulse response (FIR) filters.
For example, U.S. Pat. No. 5,841,810 issued to Wong et al. on Nov. 24, 1998 describes a multistage adaptive equalizer. The input data signal in the Wong patent is successively filtered and magnitude weighted by successive adaptive filter circuits in accordance with corresponding adaptive control signals. In accordance with its respective adaptation control signal, each adaptive filter stage equalizes the data signal for a length of the cable through which the data signal was received. The adaptation control signal generator generates the individual adaptation control signals based upon an input equalization control signal. The input equalization control signal can be in the form of an analog voltage or in the form of a multiple bit digital signal. Each adaptive filter stage is configured with a constant gain signal path connected in parallel with a high frequency boosted, variable gain signal path. The input data signal is amplified in accordance with a first signal gain G
1
that is constant over frequency F to provide one of the input signals to a signal summer. The input signal is also amplified in accordance with a second signal gain G
2
that increases with frequency in a manner that is complementary to the complex cable loss characteristic of the cable. The resulting high frequency boosted signal is then amplified in accordance with a third signal gain G
3
. While constant over frequency F, the third signal gain G
3
is a function of the corresponding adaptation control signal. The resulting high frequency boosted, variable gain signal is then summed with the constant gain signal to provide the partially equalized signal.
Another type of analog adaptive equalizer is described in U.S. Pat. No. 5,455,843 issued to Cherubini et al. on Oct. 3, 1995. Another type of analog adaptive equalizer is described in an article entitled “A 3.3 V Analog Adaptive Line-Equalizer For Fast Ethernet Data Communication” by J. N. Babanezhad in IEEE 1998 Custom Integrated Circuits Conference, pp. 343-346 (1998). Another type of device for equalizing channel distorted signals is described in U.S. Pat. No. 6,047,024 issued to How on Apr. 4, 2000.
It would be desirable to have an analog equalizer that is capable of operating at lower operating voltages than prior art analog equalizers.
It would also be desirable to have an analog equalizer that is capable of consuming less power than prior art analog equalizers.
It would also be desirable to have an analog equalizer that has a reduced die size compared to prior art analog equalizers.
SUMMARY OF THE INVENTION
The present invention is directed to an analog equalizer that is capable of adaptively compensating for analog signal distortions that are created during a gigabit data rate transmission of an analog signal through a cable to a receiver.
An advantageous embodiment of the present invention comprises an apparatus and method that adaptively compensates for gigabit channel impairment caused by the variation in channel length. A typical gigabit channel is a Category 5 (CAT-5) unshielded twisted pair (UTP) cable. The equalization created by the analog equalizer of the present invention provides a maximum boost of approximately twenty decibels (20 dB) which is sufficient to compensate for the attenuation experienced by a signal in a cable approximately one hundred twenty five meters (125 m) in length. The analog equalizer of the present invention synthesizes a frequency response that is inversely proportional to the frequency response of the cable. The analog equalizer of the present invention enables a one and eight tenths volt (1.8 volt) operation while significantly reducing power consumption and die size compared to prior art analog equalizers.
An advantageous embodiment of the present invention comprises a first low impedance node and a third low impedance node in a regulated cascode configuration, a current steering digital to analog converter (DAC), an operational amplifier with a feedback network, and an impedance network comprised of passive resistors and capacitors to create an impedance profile that is inversely proportional to frequency. The impedance network is AC coupled to the first low impedance node.
The high frequency portion of an input current that is provided to a first half circuit of the analog equalizer is steered from the first low impedance node through a first transistor and through the current steering DAC and summed at the third low impedance node with DAC steered currents from a second half circuit of the analog equalizer. The equivalent current that flows from the third low impedance node through a second transistor is then summed at a second low impedance node with an input current flowing through an input resistor and provided to the operational amplifier feedback network. The resulting current is then converted into voltage at the output of the analog equalizer using an RC filter network to bandlimit the signal. The analog signal is then converted to a digital signal with an analog to digital converter (ADC).
It is an object of the present invention to provide an apparatus and method for providing an analog equalizer that operates at a lower operating voltage than prior art analog equalizers.
It is another object of the present invention to provide an apparatus and method for providing an analog equalizer that consumes less power than prior art analog equalizers.
It is also an object of the present invention to provide an apparatus and method for providing an analog equalizer that has a smaller die size than prior art analog equalizers.
It is another object of the present invention to provide an apparatus and method for providing an analog equalizer that has greater linearity than prior art analog e
Kamal Abu-Hena Mostafa
Lewicki Laurence D.
Ziazadeh Ramsin M.
Davis Munck, P.C.
Jean-Pierre Peguy
Lauture Joseph
National Semiconductor Corporation
LandOfFree
Low power analog equalizer with current mode digital to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low power analog equalizer with current mode digital to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power analog equalizer with current mode digital to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3110864