1977-02-18
1979-03-06
Larkins, William D.
357 55, 357 68, 357 89, 357 13, H01L 2948, H01L 2906
Patent
active
041433840
ABSTRACT:
A semiconductor device with active junction area determined by the surface of the floor of a hole etched into a body of semiconductor material. A body of highly doped semiconductor material is overlayed with two layers of semiconductor material of the same conductivity type. The layer in contact with the highly doped body is moderately doped while the upper layer is very lightly doped. A hole is etched through the top layer extending slightly into the moderately doped layer. A Schottky barrier contact is plated throughout the etched region. The total parasitic capacitance of such devices is much lower than that of prior art devices and the reverse breakdown characteristics are improved.
REFERENCES:
patent: 3516017 (1970-06-01), Kanelco et al.
patent: 3646411 (1972-02-01), Iwasa
patent: 3742317 (1973-06-01), Shao
patent: 3808470 (1974-04-01), Kniekamp
Sze, Physics of Semiconductor Devices (Wiley, NY, 1969), p. 43.
Kim Chung K.
Wheeler Alfred J.
Arnold H. W.
Bartlett M. D.
Larkins William D.
Pannone J. D.
Raytheon Company
LandOfFree
Low parasitic capacitance diode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low parasitic capacitance diode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low parasitic capacitance diode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-923955