Low noise low power CMOS correlated double sampler

Details Low noise low power CMOS correlated double sampler Low noise low power CMOS correlated double sampler

1996-09-18

1998-12-01

Ton, My-Trang Nu

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

327 96, G11C 2702

Patent

active

058444319

ABSTRACT:
An improved CMOS CDS circuit which can operate on 2.7 volts, provides increased noise immunity and can handle a 0.8 volts maximum signal input. The present invention provides internal capacitors to isolate the input pads. The present invention also provides switches and capacitors to perform a sample and hold function on every pixel value.

REFERENCES:
patent: 4633223 (1986-12-01), Senderowicz
patent: 5329312 (1994-07-01), Boisvert et al.
patent: 5391999 (1995-02-01), Early et al.
patent: 5392043 (1995-02-01), Ribner
patent: 5410270 (1995-04-01), Rybicki et al.
patent: 5514999 (1996-05-01), Koifman et al.
"A CMOS Front-End For CCD Cameras," C. Mangelsdorf et al., ISSCC Digest of Technical Papers, pp. 186-187 (1966).

Affiliated with

Also associated with

Rating

Low noise low power CMOS correlated double sampler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low noise low power CMOS correlated double sampler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low noise low power CMOS correlated double sampler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2398583