Low noise, low offset, high speed CMOS differential amplifier

Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

350 9, 350253, 350261, 350311, H03K 522, H03F 345

Patent

active

050476653

ABSTRACT:
A dual successive approximation analog-to-digital converter, including circuitry for generating separate reference voltages for each analog-to-digital converter, is integrated onto a single semiconductor chip. A single successive approximation register including a 19 bit shift register and two 18 bit latches and associated gating circuitry operates to produce two sets of 18 successive approximation numbers, one supplied as successive digital inputs to a CDAC of one of the analog-to-digital converters and the other set of successive approximation numbers being applied as digital inputs to a CDAC of the other analog-to-digital converter. A CMOS comparator includes two high speed, low gain differential amplifier stages, the first including cascode MOSFETs to provide a high power supply rejection. A pair of auto-zeroing capacitors and a pair of auto-zeroing MOSFETs operate on the outputs of the second differential amplifier to reduce input offset voltage, achieving high speed, low noise operation in a small amount of semiconductor chip area. The auto-zeroed output is supplied to the input of a two stage differential amplifier, the outputs of which also are auto-zeroed and applied to a differential CMOS latch, thereby providing a high speed, low noise, low offset CMOS comparator.

REFERENCES:
patent: 3646586 (1972-02-01), Kurz
patent: 3810031 (1974-05-01), Poujois
patent: 3982240 (1976-09-01), Waehner
patent: 4042885 (1977-08-01), Rhodes, Jr.
patent: 4138649 (1979-02-01), Schaffer
patent: 4152659 (1979-05-01), Gordon
patent: 4190805 (1980-02-01), Bingham
patent: 4229703 (1980-10-01), Bustin
patent: 4326192 (1982-04-01), Merrill et al.
patent: 4350975 (1982-09-01), Haque et al.
patent: 4396905 (1983-08-01), Chan et al.
patent: 4415882 (1983-11-01), Akazawa et al.
patent: 4533877 (1985-08-01), Rahim
patent: 4538115 (1985-08-01), Butler
patent: 4544914 (1985-10-01), Chan et al.
patent: 4553052 (1985-11-01), Takahashi
patent: 4618832 (1986-10-01), Schenck
patent: 4620179 (1986-10-01), Cooper et al.
patent: 4649372 (1987-03-01), Abe et al.
patent: 4686507 (1987-08-01), Kessler
patent: 4748418 (1988-05-01), Kerth
patent: 4749984 (1988-06-01), Prost et al.
patent: 4761636 (1988-08-01), Brokaw et al.
patent: 4764750 (1988-08-01), Kawada
patent: 4797631 (1989-01-01), Hsu et al.
"A Microelectronic Analog to Digital Converter", by R. Calkins, and M. Hickey, 24th Electronic Components Conference, Washington, U.S.A., pp. 274-278, 13-15, May 1974.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Low noise, low offset, high speed CMOS differential amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low noise, low offset, high speed CMOS differential amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low noise, low offset, high speed CMOS differential amplifier will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-542198

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.