Low-noise loop filter for a phase-locked loop system

Details Low-noise loop filter for a phase-locked loop system Low-noise loop filter for a phase-locked loop system

2006-02-14

2006-02-14

Kinkead, Arnold (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular error voltage control

C331S016000, C327S156000, C327S157000

Reexamination Certificate

active

06998923

ABSTRACT:
A loop filter device and method for a phase locked loop (“PLL”) circuit, which locks a frequency of a signal to a reference frequency, are disclosed. The loop filter includes an integral path circuit and a new proportional path circuit cascaded together in series and further includes a summer. The integral path circuit integrates a loop filter input signal to provide an integrated signal that tracks an overall input signal level. The new proportional path circuit differentiates the integrated signal to provide a proportional signal based on a detected instantaneous phase difference for locking a frequency of a signal for a phase locked loop (PLL) circuit to a reference frequency. The summer receives as inputs and sums the integrated signal and the proportional signal to provide a low-noise loop filter output signal.

REFERENCES:
patent: 4205277 (1980-05-01), Poinas
patent: 6229361 (2001-05-01), Henwood
patent: 6690240 (2004-02-01), Maxim et al.
Young et al., “A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors,” J. Solid-State Cir., 27(11):1599-1607, Nov. 1992.
Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” J. Solid-State Cir., 31(11):1723-1732, Nov. 1996.
Mijuskovic et al., “Cell-Based Fully Integrated CMOS Frequency Synthesizers,” J. Solid-State Cir., 29(3):271-279, Mar. 1994.
Novof et al., “Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50ps Jitter,” J. Solid-State Cir., 30(11):1259-1266, Nov. 1995.
Lee and Kim, “A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control,” J. Solid-State Cir., 35(8):1137-1145, Aug. 2000.
Lin et al., “A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer Using a Wideband PLL Architecture,” ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2000, pp. 147-149.
Rhee, W., “Design of High Performance CMOS Charge-Pumps in Phase Locked Loops,” Proc. IEEE Int. Symp. Circuits and Systems, Orlando, FL, May 1999, pp. II.545-II.548.
Maxim et al., “A Low Jitter 125-1250 Mhz Process Independent 0.18 μm CMOS PLL Based on a Sample-Reset Loop Filter,” ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 2001, pp. 394-395.
Maxim and Maxim, “A Novel Physical Model of Deep-Submicron CMOS Transistor Mismatch for Monte Carlo SPICE Simulation,” Proc. IEEE Int. Symp. Circuits and Systems, Sidney, NSW, Australia, May 2001, pp. V.511-V.514.
Maxim et al., “Sample-reset Loop Filter Architecture for Process Independent and Ripple-Pole-Less Low Jitter CMOS Charge Pump PLL's,” ISCAS 2001, 2001 IEEE Int. Symp., 4:766-769, May 6-9, 2001.

Affiliated with

Also associated with

Rating

Low-noise loop filter for a phase-locked loop system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-noise loop filter for a phase-locked loop system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-noise loop filter for a phase-locked loop system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3673303