Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-08-28
1994-02-08
Hudspeth, David R.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307263, 307475, 307481, H03K 19017
Patent
active
052851168
ABSTRACT:
A low-noise high-speed output buffer receives digital control signals for varying the switching delay and di/dt of the buffer. For a plurality of output buffers, one buffer is used to determine the digital control signal values for the rest. The switching delay is controlled by referencing the one output buffer's delay to a clock cycle (e.g., 0.75 T or T, where T equals the clock cycle period). The digital control signal values which define the delay with reference to the clock cycle also determine the di/dt for the output buffers. As process or operating conditions vary, the control signal values change to maintain the delay in the prescribed relation to the clock cycle. Accordingly, the absolute di/dt values change. Thus, the output signal is available by the time needed (e.g., 0.75 T), while the di/dt is varied to an optimum setting based on the absolute delay time. As a result, the variation in di/dt from fastest conditions to slowest conditions is smaller enabling an increased ability to conform to noise margin requirements for increasingly faster systems. Accordingly, a low-noise high-speed output buffer and method of controlling the same is provided.
REFERENCES:
patent: 4972101 (1990-11-01), Partovi et al.
patent: 5010256 (1991-04-01), Dicke
patent: 5013940 (1991-05-01), Ansel
patent: 5017807 (1991-05-01), Kriz et al.
patent: 5057711 (1991-10-01), Lee et al.
patent: 5118971 (1992-06-01), Schenck
Weste, et al. "Input-Output (I/O) Structures", Principles of CMOS VLSI Design-A Systems Perspective (1985) pp. 224-230.
Mead, et al. "Communication with the Outside World", Introduction to VLSI Systems (1986) pp. 164-166.
Annaratone "Output Buffer", Digital CMOS Circuit Design (1986) pp. 260-274.
Shoji "Input/Output Buffers", CMOS Digital Circuit Technology (1988) pp. 79-83.
Shoji "Output Drivers", CMOS Digital Circuit Technology (1988) pp. 307-313.
"CMOS Output for Megabit DRAM's", IEEE Journal of Solid-State Circuits , vol. 23, No. 3, Jun. 1988.
IEEE Journal of Solid-State Circuits , vol. SC-20, No. 6, Dec. 1985 (Patent Abstracts-4,508,981, 4,634,902.
"A Low Noise Data-Out Buffer in CMOS SRAM", Mitsubishi Electric Corporation, LSI R & D Lab.
"Ground Bounce Control in CMOS Integrated Circuit", IEEE International Solid-State Circuits Conference Feb. 17, 1988.
"Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits" IEEE Journal of Solid-State Circuits , vol. SC-19, No. 4, Aug., 1984.
Katopis "Delta-I Noise Specification for a High-Performance Computing Machine", Proceedings of the IEEE vol. 73, No. 9 Sep. 1985.
Hudspeth David R.
MIPS Computer Systems, Inc.
LandOfFree
Low-noise high-speed output buffer and method for controlling sa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-noise high-speed output buffer and method for controlling sa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-noise high-speed output buffer and method for controlling sa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-700327