Low-loss clamp circuit

Details Low-loss clamp circuit Low-loss clamp circuit

1994-08-23

1996-01-30

Wong, Peter S.

Electric power conversion systems

Current conversion

Including d.c.-a.c.-d.c. converter

363 56, 363 24, 363134, H02H 7122, H02M 3337

Patent

active

054885540

ABSTRACT:
A low loss clamp circuit is provided for a dc to dc converter. The converter has a transformer with a secondary winding and a secondary circuit and a center tap primary winding. A dc voltage input is supplied to the primary winding center tap and to a circuit ground. A rectifier such as a bridge rectifier connects to two ends of the secondary winding and to the circuit ground to supply a dc output voltage. A pair of semiconductor switches such as FET switches are provided. Each end of the primary winding is connected through a respective switch to the common ground. The various circuits have energy storage means including the input capacitor 31 and input choke 32 in circuit with the primary winding. It will also be noted that the output capacitor 29 is a part of the energy storage means. This energy storage means is connected to return energy to the secondary circuit, not the primary circuit.

REFERENCES:
patent: 3257604 (1966-06-01), Colclaser et al.
patent: 3297960 (1967-01-01), Massey
patent: 3351840 (1967-11-01), Yearley
patent: 3846691 (1974-11-01), Higgins
patent: 4276588 (1981-06-01), McLyman et al.
patent: 4542440 (1985-09-01), Chetty et al.
patent: 4607322 (1986-08-01), Henderson
patent: 4675796 (1987-06-01), Gautherin et al.
patent: 4694387 (1987-09-01), Walker
patent: 4706181 (1987-11-01), Mercer
patent: 4736284 (1988-04-01), Yamagishi et al.
patent: 4876635 (1989-10-01), Park et al.
patent: 5075838 (1991-12-01), Schnetzka et al.
patent: 5130917 (1992-04-01), Shekhawat
patent: 5148358 (1992-09-01), Estes, Jr.
"Single-stage current-fed dc/dc converter with time sharing control of output voltage and input current." Paolo Tentj et al. IEEE document CH7721-9/89/0000-0548 (1989) pp. 548-555.
"Considerations on the relationship between distributed capacitance and power loss in a push-pull current-fed converter in buck-mode." Satoshi Ohtsu et al. IEEE document CH2523-9/88/0000-1007 (1988) pp. 1007-1012.
"Push-pull current-fed multiple-output regulated wide-input-range dc/dc power converter with only one inductor and with 0 to 100% switch duty ratio: operation at duty ratio below 50%." Dr. Richard Redl et al. IEEE document CH1652-7/81/0000-0204 (1981) pp. 204-212.
"Analysis and design of a push-pull current-fed converter." Thomas G. Wilson et al. IEEE document CH1652-7/81/0000-0192 (1981) pp. 192-203.
"A current-sourced dc-dc converter derived via the duality principle from the half-bridge converter." Peter J. Wolfs. IEEE document 0278-0046/93 (1993) pp. 139-144.

Affiliated with

Also associated with

Rating

Low-loss clamp circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-loss clamp circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-loss clamp circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-160412