Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-06-29
2010-12-21
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S149000
Reexamination Certificate
active
07855584
ABSTRACT:
A delay locked loop (DLL) architecture includes a time cycle suppressor circuit suitable for use with synchronous integrated circuits containing a clock generator. Utilization of the improved delay locked loop architecture with a time cycle suppressor circuit disclosed herein enables reduction in the lock time of the synchronous circuit.
REFERENCES:
patent: 4973860 (1990-11-01), Ludwig
patent: 5001374 (1991-03-01), Chang
patent: 5103192 (1992-04-01), Sekine et al.
patent: 5300820 (1994-04-01), Sayama et al.
patent: 5463655 (1995-10-01), Llewellyn
patent: 5623223 (1997-04-01), Pasqualini
patent: 5666388 (1997-09-01), Neron
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6242954 (2001-06-01), Taniguchi et al.
patent: 6388485 (2002-05-01), Kim
patent: 6417705 (2002-07-01), Tursi et al.
patent: 6593787 (2003-07-01), Kouzuma
patent: 6701445 (2004-03-01), Majos
patent: 6930955 (2005-08-01), Johnson et al.
patent: 7248087 (2007-07-01), Easwaran
patent: 7456665 (2008-11-01), Hinz et al.
Boller Timothy L.
Cox Cassandra
Seed IP Law Group PLLC
ST-Ericsson SA
LandOfFree
Low lock time delay locked loops using time cycle suppressor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low lock time delay locked loops using time cycle suppressor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low lock time delay locked loops using time cycle suppressor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4163136