Low latency, low power deserializer

Details Low latency, low power deserializer Low latency, low power deserializer

1999-04-29

2001-07-24

Wamsley, Patrick (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Parallel to serial

C375S376000

Reexamination Certificate

active

06265996

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to deserializer circuits generally and, more particularly, to a deserializer circuit that may convert a serial data stream to a parallel data stream and/or a serial clock to a byte clock.
BACKGROUND OF THE INVENTION
Referring to
FIG. 1
, a circuit
10
is shown illustrating a conventional deserializer circuit. The circuit
10
generally comprises a full rate phase-locked loop (PLL)
12
, a framer circuit
14
and a deserializer block
16
. The deserializer block
16
comprises a high speed shifter
18
, a parallel load
20
and a state machine
22
. The circuit
10
has high power consumption due to (i) the high speed shifter
18
, (ii) the parallel load
20
and (iii) the bit rate operation of the state machine
22
and the framer
14
.
Referring to
FIG. 2
, a circuit
10
′ illustrates another conventional deserializer circuit. The circuit
10
′ further comprises a barrel shifter
24
and a register
26
. The circuit
10
′ has a higher operating speed than the circuit
10
due to the implementation of the complex framing function at the parallel word rate (as opposed to bit rate), but has higher latency and still has high power consumption due to (i) the high speed shifter
18
′, (ii) the parallel load
20
′ and (iii) the bit rate operation of the state machine
22
′.
FIG. 3
illustrates the high speed shifter
18
(or
18
′) comprising a number of flip-flops
30
a
-
30
n
. Each of the flip-flops
30
a
-
30
n
is timed by the signal PD_CLK.
The circuit
10
and the circuit
10
′ both require a high speed shifter
18
(and
18
′) and high speed parallel load
20
(and
20
′), which are difficult to implement at high speeds (e.g., at 1 GHz or higher).
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit and a deserializer circuit. The first circuit may be configured to present a clock signal and a data signal having a second data rate in response to an input signal having a first data rate. The deserializer circuit may be configured to generate an output signal in response to (i) the clock signal, (ii) the data signal and (iii) one or more select signals.
The objects, features and advantages of the present invention include providing a deserializer circuit that may have (i) a low power consumption that may be due to a non-shifting parallelizing element and/or data buffering and/or (ii) a low latency that may be due to a shift mechanism.


REFERENCES:
patent: 5757297 (1998-05-01), Ferraiolo et al.
patent: 5953386 (1999-09-01), Anderson
patent: 6026134 (2000-02-01), Duffy et al.
Cypress HOTLink™ Transmitter/Receiver, CY7B923/CY7B933, Apr. 5, 1999, pp. 1-35.
Edward L. Grivna, U.S.S.N. 08/976,072, Circuits and Methods for Framing One or More Data Streams filed Nov. 21, 1997.
Edward L. Grivna, U.S.S.N. 08/975,644, Circuits and Methods for Framing One or More Data Streams filed Nov. 21, 1997.

Affiliated with

Also associated with

Rating

Low latency, low power deserializer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low latency, low power deserializer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low latency, low power deserializer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2458350