Low latency computation in real time utilizing a DSP processor

Details Low latency computation in real time utilizing a DSP processor Low latency computation in real time utilizing a DSP processor

2002-11-11

2008-11-04

Bullock, Jr., Lewis A. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S300000

Reexamination Certificate

active

07447722

ABSTRACT:
A method for applying a computation utilizing a processor (112) capable of accessing an on-chip memory (114) and data from an off-chip source (116), the method comprising the iterative steps of retrieving at the on-chip memory (114) successive frames of input data from the off-chip source (116); computing from a current input frame of data (30) available in the on-chip memory current result elements for completing a current output frame of results (33, 34, 35), and pre-computing from the current frame of input data future result elements for contributing to at least one future output frame of results.

REFERENCES:
patent: 4207624 (1980-06-01), Dentino et al.
patent: 4562537 (1985-12-01), Barnett et al.
patent: 5590121 (1996-12-01), Geigel et al.
patent: 5978509 (1999-11-01), Nachtergaele et al.
patent: 6625629 (2003-09-01), Garcia
patent: 0 260 837 (1995-04-01), None

Affiliated with

Also associated with

Rating

Low latency computation in real time utilizing a DSP processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low latency computation in real time utilizing a DSP processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low latency computation in real time utilizing a DSP processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4047760