Electrical pulse counters – pulse dividers – or shift registers: c – Starting – stopping – presetting or resetting the counter – Counter chains with a radix or base other than the number...
Patent
1986-03-28
1988-02-16
Miller, Stanley D.
Electrical pulse counters, pulse dividers, or shift registers: c
Starting, stopping, presetting or resetting the counter
Counter chains with a radix or base other than the number...
377 20, 3281291, 328 58, 307265, H03K 2366, H03K 1923
Patent
active
047260459
ABSTRACT:
A programmable delay generator is based upon an asynchronous or ripple counter the stages of which change state at definably different times. A full terminal count is decoded including the condition of a lowest order stage which changes state at a unique time which is different from the time at which any other stage changes, for thereby defining an unambiguous delay period. A partial terminal count programmably determines the length of circuit output and the reloading of the ripple counter with a programmable, time delay determining, initial value.
REFERENCES:
patent: 3391305 (1965-04-01), Bradwin et al.
patent: 3774056 (1973-11-01), Sample et al.
patent: 4467319 (1984-08-01), Uchikoshi
patent: 4622481 (1986-11-01), Nortup
Agoston Agoston
Caspell George J.
Dellett John P.
Duong Tai V.
Miller Stanley D.
Noe George T.
Tektronix Inc.
LandOfFree
Low jitter digital delay generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low jitter digital delay generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low jitter digital delay generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2225730