Low-impact analyzer interface

Details Low-impact analyzer interface Low-impact analyzer interface

2005-10-18

2005-10-18

Barlow, John (Department: 2863)

Data processing: measuring, calibrating, or testing

Testing system

Of circuit

C702S122000, C710S100000

Reexamination Certificate

active

06957162

ABSTRACT:
Disclosed is a method and apparatus for providing a universal SCSI bus interface in which bus performance is not degraded, and the analyzer is not negatively influenced by post processing while maintaining the ability to filter and store data using any of a number of generic logic analyzers. The SCSI bus interface does not rely on a specific clock speed and maintains the ability to view both raw data and protocol errors. The universal SCSI bus interface embodiments described herein produce stable clock signals for use by an analyzer in a form that is phase and frequency stabilized with the SCSI bus clock. This allows data sampling to mimic the performance characteristics of a device attached to the SCSI bus thereby minimizing sampling error.

REFERENCES:
patent: 5737520 (1998-04-01), Gronlund et al.

Affiliated with

Also associated with

Rating

Low-impact analyzer interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low-impact analyzer interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-impact analyzer interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3448017