Low error rate digital demodulator

Details Low error rate digital demodulator Low error rate digital demodulator

1985-11-19

1987-02-17

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

375116, 3401462, 340310R, 34082562, 328139, H03K 900, H04L 704

Patent

active

046445668

ABSTRACT:
An on-off keyed carrier signal is demodulated by quadrature sampling of the incoming carrier signal at twice carrier frequency to provide short term digital patterns indicating detection of an incoming signal of carrier frequency. A number of phase counting channels are provided which count the number of times a particular pattern is detected during a longer interval, preferably a sixth of a bit interval at the baud rate of the received message. Since the phase counters are reset every sixth of a bit they can collectively accommodate a substantial drift in phase of the received carrier during reception of a complete 33 bit message while still operating asynchronously with respect to the received carrier.

REFERENCES:
patent: 4127824 (1978-11-01), Bennett, Jr.
patent: 4227175 (1980-10-01), Newman
patent: 4395773 (1983-07-01), Phillippides et al.
patent: 4404542 (1983-09-01), Thomas, Jr.
patent: 4470148 (1984-09-01), Mott et al.
patent: 4545027 (1985-10-01), Posluszny et al.

Affiliated with

Also associated with

Rating

Low error rate digital demodulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low error rate digital demodulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low error rate digital demodulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940753