Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2005-10-11
2005-10-11
Jeanglaude, Jean (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S144000
Reexamination Certificate
active
06954159
ABSTRACT:
A low-distortion band-pass delta-sigma analog-to-digital converter (ADC), including an odd-phase sample and hold circuit coupled to a even-phase resonator, improves tolerance to mismatches between analog circuit components. The low-distortion ADC includes a feed-forward signal path that reduces, or eliminates, the input signal beyond the first summation point. In this way, the dynamic range and matching accuracy required of the resonator is reduced. An odd-phase sample and hold circuit shifts S/H spurious signals out-of-band. A two-phase resonator reduces in-band noise degradation caused by any mismatches between the resonator components.
REFERENCES:
patent: 3958236 (1976-05-01), Kelly
patent: 4163947 (1979-08-01), Weedon
patent: 4763105 (1988-08-01), Chyun
patent: 4914440 (1990-04-01), Ramet
patent: 4962380 (1990-10-01), Meadows
patent: 4968988 (1990-11-01), Miki et al.
patent: 5099156 (1992-03-01), Delbruck et al.
patent: 5177697 (1993-01-01), Schanen et al.
patent: 5243347 (1993-09-01), Jackson et al.
patent: 5319268 (1994-06-01), Lyon et al.
patent: 5332997 (1994-07-01), Dingwall et al.
patent: 5376935 (1994-12-01), Seligson
patent: 5608400 (1997-03-01), Pellon
patent: 5666118 (1997-09-01), Gersbach
patent: 5710563 (1998-01-01), Vu et al.
patent: 5734288 (1998-03-01), Dolazza et al.
patent: 5757219 (1998-05-01), Weedon et al.
patent: 5790060 (1998-08-01), Tesch
patent: 5793231 (1998-08-01), Whittaker
patent: 5825317 (1998-10-01), Anderson et al.
patent: 5841384 (1998-11-01), Herman et al.
patent: 5870044 (1999-02-01), Dell'ova et al.
patent: 5870048 (1999-02-01), Kuo et al.
patent: 5917440 (1999-06-01), Khoury
patent: 5933039 (1999-08-01), Hui et al.
patent: 5952891 (1999-09-01), Boundry
patent: 5952946 (1999-09-01), Kramer et al.
patent: 5955980 (1999-09-01), Hanna
patent: 5982313 (1999-11-01), Brooks et al.
patent: 5982315 (1999-11-01), Bazarjani et al.
patent: 6118398 (2000-09-01), Fisher et al.
patent: 6130632 (2000-10-01), Opris
patent: 6137431 (2000-10-01), Lee et al.
patent: 6169503 (2001-01-01), Wong
patent: 6172631 (2001-01-01), Tsai et al.
patent: 6191715 (2001-02-01), Fowers
patent: 6317066 (2001-11-01), Chiang
patent: 6373417 (2002-04-01), Melanson
patent: 6373418 (2002-04-01), Abbey
patent: 6424279 (2002-07-01), Kim et al.
patent: 6496128 (2002-12-01), Wiesbauer et al.
patent: 6522275 (2003-02-01), May
patent: 6570518 (2003-05-01), Riley et al.
patent: 6573853 (2003-06-01), Mulder
patent: 6583740 (2003-06-01), Schofield et al.
patent: 6587061 (2003-07-01), Petrofsky
patent: 6664909 (2003-12-01), Hyde et al.
patent: 0 298 618 (1989-01-01), None
Bastos, et al., “A 12-bit Intrinsic Accuracy High-Speed CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 1959-1969.
Bugeja, et al., “A Self-Trimming 14-b 100-MS/s CMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1841-1852.
Bugeja, et al., “A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1719-1732.
Carley, L. Richard, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 1989, pp. 1569-1575.
Diorio, et al., “Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip”; IEEE, vol. 90, No. 3; Mar. 2002; pp 345-357.
Figueroa, et.; “A Floating-Gate Trimmable High DAC in Standard 0.25 um CMOS”; Nonvolatile Semiconductor Memory Workshop, Monterey, CA Aug. 2001; pp 46-47.
Gray, et al., “Analysis and Design of Analog Integrated Circuits”, Second Edition, University of California, Berkeley, 1984, pp. 66-71.
Hyde, et al.; “A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um CMOS”, Impinj 2002 Symposium on VLSI Circuits, Honolulu HI; pp 328-331.
Tille, et al., “A 1.8-V MOSFET-Only Σ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation”, IEEE, Journal of Solid-State Circuits, vol. 36, No. 7, Jul. 2001, pp. 1041-1046.
Van der Plas, et al., “A 14-bit Instrinsic AccuracyQ2Random WalkCMOS DAC”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1708-1718.
Vittoz, “Dynamic Analog Techniques”, Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170. No month known.
Vittoz, “Dynamic Analog Techniques”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124. month unknown.
Vittoz, “Analog-Digital Conversion Techniques for Telecommunications Applications”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315. month unknown.
Vittoz, “Delta-Sigma Data Converters”, Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339. month unknown.
Cooper Scott A.
Esterberg Aanand L.
Impinj, Inc.
Jeanglaude Jean
Lauture Joseph
Ritchie David B.
Thelen Reid & Priest LLP
LandOfFree
Low distortion band-pass analog to digital converter with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low distortion band-pass analog to digital converter with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low distortion band-pass analog to digital converter with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3492744