Fishing – trapping – and vermin destroying
Patent
1993-06-28
1995-11-28
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437978, 437195, H01L 2102
Patent
active
054708010
ABSTRACT:
A low dielectric insulation layer for an integrated circuit structure material, and a method of making same, are disclosed. The low dielectric constant insulation layer comprises a porous insulation layer, preferably sandwiched between non-porous upper and lower insulation layers. The presence of some gases such as air or an inert gas, or a vacuum, in the porous insulation material reduces the overall dielectric constant of the insulation material, thereby effectively reducing the capacitance of the structure. The porous insulation layer is formed by a chemical vapor deposition of a mixture of the insulation material and a second extractable material; and then subsequently selectively removing the second extractable material, thereby leaving behind a porous matrix of the insulation material, comprising the low dielectric constant insulation layer.
REFERENCES:
patent: 3615941 (1971-10-01), Yamada et al.
patent: 3853496 (1974-12-01), Kim
patent: 4242791 (1981-01-01), Horng et al.
patent: 4334349 (1982-06-01), Aoyama et al.
patent: 4368573 (1983-06-01), deBrebisson et al.
patent: 4445267 (1984-05-01), De La Moneda et al.
patent: 4481283 (1984-11-01), Kerr et al.
patent: 4654113 (1987-03-01), Tuchiya et al.
patent: 4795722 (1989-01-01), Welch et al.
patent: 4931354 (1990-06-01), Wakino et al.
patent: 5103288 (1992-04-01), Sakamoto et al.
patent: 5254497 (1993-10-01), Liu
patent: 5278103 (1994-01-01), Mallon et al.
Journal of Applied Physics, 72(9), W. Liu et al, pp. 4444-4446 Instability of Germanium Silicon oxide film on Germanium Silicon layer 1992.
Wolf et al, Silicon Processing for The VLSI Era, vol. 1, Lattice Press 1986, pp. 225-226.
Sorab K. Ghandhi, VLSI Fabrication Principles pp. 517-520, Copyright date Jan. 6th 1986.
Kapoor Ashok K.
Pasch Nicholas F.
Chaudhuri Olik
LSI Logic Corporation
Mulpuri S.
Taylor John P.
LandOfFree
Low dielectric constant insulation layer for integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low dielectric constant insulation layer for integrated circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low dielectric constant insulation layer for integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2013482