Low defect density regions of self-interstitial dominated...

Details Low defect density regions of self-interstitial dominated... Low defect density regions of self-interstitial dominated...

2002-04-30

2003-08-12

Kunemund, Robert (Department: 1765)

Single-crystal, oriented-crystal, and epitaxy growth processes;

Processes of growth from liquid or supercritical state

Having pulling during growth

C117S013000, C117S020000, C117S029000, C117S932000, C423S348000

Reexamination Certificate

active

06605150

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention generally relates to the preparation of semiconductor grade single crystal silicon which is used in the manufacture of electronic components. More particularly, the present invention relates to single crystal silicon ingots and wafers having an axially symmetric region which is devoid of agglomerated intrinsic point defects, and a process for the preparation thereof.
Single crystal silicon, which is the starting material for most processes for the fabrication of semiconductor electronic components, is commonly prepared by the so-called Czochralski (“Cz”) method. In this method, polycrystalline silicon (“polysilicon”) is charged to a crucible and melted, a seed crystal is brought into contact with the molten silicon and a single crystal is grown by slow extraction. After formation of a neck is complete, the diameter of the crystal is enlarged by decreasing the pulling rate and/or the melt temperature until the desired or target diameter is reached. The cylindrical main body of the crystal which has an approximately constant diameter is then grown by controlling the pull rate and the melt temperature while compensating for the decreasing melt level. Near the end of the growth process but before the crucible is emptied of molten silicon, the crystal diameter must be reduced gradually to form an end-cone. Typically, the end-cone is formed by increasing the crystal pull rate and heat supplied to the crucible. When the diameter becomes small enough, the crystal is then separated from the melt.
In recent years, it has been recognized that a number of defects in single crystal silicon form in the crystal growth chamber as the crystal cools after solidification. Such defects arise, in part, due to the presence of an excess (i.e. a concentration above the solubility limit) of intrinsic point defects, which are known as vacancies and self-interstitials. Silicon crystals grown from a melt are typically grown with an excess of one or the other type of intrinsic point defect, either crystal lattice vacancies (“V”) or silicon self-interstitials (“I”). It is understood that the type and initial concentration of these point defects in the silicon, which become fixed at the time of solidification, are controlled by the ratio v/G
0
, where v is the growth velocity and G
0
is the instantaneous axial temperature gradient in the crystal at the time of solidification. Referring to
FIG. 1
, for increasing values of the ratio v/G
0
, a transition from decreasingly self-interstitial dominated growth to increasingly vacancy dominated growth occurs near a critical value of v/G
0
, which based upon currently available information appears to be about 2.1×10
−5
cm
2
/sK. At the critical value, the concentrations of these intrinsic point defects are at equilibrium.
As the value of v/G
0
exceeds the critical value, the concentration of vacancies increases. Likewise, as the value of v/G
0
falls below the critical value, the concentration of self-interstitials increases. If these concentrations reach a level of critical supersaturation in the system, and if the mobility of the point defects is sufficiently high, a reaction, or an agglomeration event, will likely occur. Agglomerated intrinsic point defects in silicon can severely impact the yield potential of the material in the production of complex and highly integrated circuits.
Vacancy-type defects are recognized to be the origin of such observable crystal defects as D-defects, Flow Pattern Defects (FPDs), Gate Oxide Integrity (GOI) Defects, Crystal Originated Particle (COP) Defects, crystal originated Light Point Defects (LPDs), as well as certain classes of bulk defects observed by infrared light scattering techniques such as Scanning Infrared Microscopy and Laser Scanning Tomography. Also present in regions of excess vacancies are defects which act as the nuclei for ring oxidation induced stacking faults (OISF). It is speculated that this particular defect is a high temperature nucleated oxygen agglomerate catalyzed by the presence of excess vacancies.
Defects relating to self-interstitials are less well studied. They are generally regarded as being low densities of interstitial-type dislocation loops or networks. Such defects are not responsible for gate oxide integrity failures, an important wafer performance criterion, but they are widely recognized to be the cause of other types of device failures usually associated with current leakage problems.
The density of such vacancy and self-interstitial agglomerated defects in Czochralski silicon is conventionally within the range of about 1*10
3
/cm
3
to about 1*10
7
/cm
3
. While these values are relatively low, agglomerated intrinsic point defects are of rapidly increasing importance to device manufacturers and, in fact, are now seen as yield-limiting factors in device fabrication processes.
To date, there generally exists three main approaches to dealing with the problem of agglomerated intrinsic point defects. The first approach includes methods which focus on crystal pulling techniques in order to reduce the number density of agglomerated intrinsic point defects in the ingot. This approach can be further subdivided into those methods having crystal pulling conditions which result in the formation of vacancy dominated material, and those methods having crystal pulling conditions which result in the formation of self-interstitial dominated material. For example, it has been suggested that the number density of agglomerated defects can be reduced by (i) controlling v/G
0
to grow a crystal in which crystal lattice vacancies are the dominant intrinsic point defect, and (ii) influencing the nucleation rate of the agglomerated defects by altering (generally, by slowing down) the cooling rate of the silicon ingot from about 1100° C. to about 1050° C. during the crystal pulling process. While this approach reduces the number density of agglomerated defects, it does not prevent their formation. As the requirements imposed by device manufacturers become more and more stringent, the presence of these defects will continue to become more of a problem.
Others have suggested reducing the pull rate, during the growth of the body of the crystal, to a value less than about 0.4 mm/minute. This suggestion, however, is also not satisfactory because such a slow pull rate leads to reduced throughput for each crystal puller. More importantly, such pull rates lead to the formation of single crystal silicon having a high concentration of self-interstitials. This high concentration, in turn, leads to the formation of agglomerated self-interstitial defects and all the resulting problems associated with such defects.
A second approach to dealing with the problem of agglomerated intrinsic point defects includes methods which focus on the dissolution or annihilation of agglomerated intrinsic point defects subsequent to their formation. Generally, this is achieved by using high temperature heat treatments of the silicon in wafer form. For example, Fusegawa et al. propose, in European Patent Application 503,816 A1, growing the silicon ingot at a growth rate in excess of 0.8 mm/minute, and heat treating the wafers which are sliced from the ingot at a temperature in the range of 1150° C. to 1280° C. to annihilate the defects which form during the crystal growth process. Such heat treatments have been shown to reduce the defect density in a thin region near the wafer surface. The specific treatment needed will vary depending upon the concentration and location of agglomerated intrinsic point defects in the wafer. Different wafers cut from a crystal which does not have a uniform axial concentration of such defects may require different post-growth processing conditions. Furthermore, such wafer heat treatments are relatively costly, have the potential for introducing metallic impurities into the silicon wafers, and are not universally effective for all types of crystal-related defects.
A third approach to dealing with the problem of agglomerated intrinsic point defects is

Affiliated with

Also associated with

Rating

Low defect density regions of self-interstitial dominated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low defect density regions of self-interstitial dominated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low defect density regions of self-interstitial dominated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3090788