Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Patent
1997-09-09
1998-08-11
Arana, Louis M.
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
702118, 39518301, 39518306, 371 221, 371 211, 324 731, 3241581, G06F 1100
Patent
active
057941750
ABSTRACT:
Automatic test equipment for semiconductor memories that provides testing of large arrays of semiconductor memory chips in parallel. Such massively parallel memory testing greatly enhances test throughput, thereby reducing cost. It greatly enhances the economics of testing memory device made according to a RAMBUS standard, which includes a low speed port and a medium speed port because it allows the same automatic test equipment to economically be used to test devices with the low speed port and the medium speed port.
REFERENCES:
patent: 3676777 (1972-07-01), Charters
patent: 4293950 (1981-10-01), Shimizu
patent: 4450560 (1984-05-01), Conner
patent: 4585991 (1986-04-01), Reid et al.
patent: 4639919 (1987-01-01), Chang et al.
patent: 4806852 (1989-02-01), Swan et al.
patent: 5271796 (1993-12-01), Conner
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5617531 (1997-04-01), Crouch et al.
patent: 5682472 (1997-10-01), Brehm et al.
Arana Louis M.
Bui Bryan
Teradyne, Inc.
Walsh Edmund J.
LandOfFree
Low cost, highly parallel memory tester does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low cost, highly parallel memory tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost, highly parallel memory tester will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-403436