Low cost bias technique for dual plate integrated capacitors

Details Low cost bias technique for dual plate integrated capacitors Low cost bias technique for dual plate integrated capacitors

2002-09-17

2003-06-10

Lee, Eddie (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

C257S303000, C257S306000, C257S379000, C257S381000, C257S532000

Reexamination Certificate

active

06576977

ABSTRACT:

TECHNICAL FIELD
The present invention relates to components of semiconductor integrated circuits and, in particular, to the utilization of a small transistor to provide a high impedance device for biasing the well under a dual plate integrated capacitor.
BACKGROUND OF THE INVENTION
Capacitors are a common device in integrated circuits. The dual polysilicon, or poly-poly, capacitor is used extensively in circuits designed in MOS processes. The main disadvantage of all integrated capacitors, including poly-poly capacitors, is a relatively small capacitance per area that requires large expensive devices for even modest capacitance values. An additional problem of dual plate, poly-poly capacitor structures is an unwanted parasitic capacitance between the lower poly plate and the underlying silicon substrate that can affect circuit performance and couple noise to and from the substrate. It is well known that these effects may be minimized by placing an electrically charged well beneath the capacitor structure. It is also well known that the well can be a source of noise for the biasing source unless a series impedance is placed between the well and the voltage source. This technique requires a large value resistance to function effectively, which in turn requires a large amount of die area devoted to the biasing resistor.
SUMMARY OF THE INVENTION
The present invention utilizes a small MOS transistor to replace the large resistor utilized in conventional dual plate capacitor designs, thus saving considerable die area.
More specifically, an integrated dual-plate capacitor structure in accordance with the present invention includes a semiconductor substrate having a first conductivity type and having a well region having a second conductivity type opposite the first conductivity type formed therein. An upper conductive plate and a lower conductive plate separated by a first layer of dielectric material are formed over the well region. The lower capacitor plate is separated from the upper surface of the well region by a second layer of dielectric material. A MOS transistor is formed in the semiconductor substrate. The MOS transistor includes space-apart source and drain regions of the second conductivity type that define a substrate channel region therebetween. A conductive gate is formed above the channel region and is separated therefrom by a layer of intervening dielectric material. The source region and the gate of the MOS transistor are connected to receive a bias voltage. The drain region of the MOS transistor is electrically connected to the well region.
In an alternative embodiment of the invention, the drain of the MOS transistor is incorporated into the well region of the capacitor structure.


REFERENCES:
patent: 4829350 (1989-05-01), Miller
patent: 5005102 (1991-04-01), Larson
patent: 5298782 (1994-03-01), Sundaresan
patent: 5382819 (1995-01-01), Honjo
patent: 5760474 (1998-06-01), Schuele
patent: 5907462 (1999-05-01), Chatterjee et al.
patent: 5963805 (1999-10-01), Kang et al.
patent: 6171970 (2001-01-01), Xing et al.
patent: 6177309 (2001-01-01), Lee
patent: 6218260 (2001-04-01), Lee et al.
patent: 6261917 (2001-07-01), Quek et al.
patent: 6268620 (2001-07-01), Quellet et al.
patent: 6300215 (2001-10-01), Shin
patent: 2002/0195661 (2002-12-01), Ueda

Affiliated with

Also associated with

Rating

Low cost bias technique for dual plate integrated capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low cost bias technique for dual plate integrated capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost bias technique for dual plate integrated capacitors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3131765