Low cost and high speed 3 load printed wiring board bus...

Details Low cost and high speed 3 load printed wiring board bus... Low cost and high speed 3 load printed wiring board bus...

2002-04-03

2003-05-13

Dunn, Tom (Department: 1725)

Metal fusion bonding

Process

Plural joints

C228S175000, C361S760000, C361S777000, C174S260000, C174S261000, C174S262000

Reexamination Certificate

active

06561410

ABSTRACT:

FIELD OF THE INVENTION
This invention is related to integrated circuit (IC) packaging and multi-layer printed wiring boards for a bus architecture featuring several high density IC packages.
BACKGROUND
Multi-layer boards serve to implement the wiring in complex digital electronic systems and physically support the IC packages in the systems. In modem systems which have wide parallel buses (for instance those having 32 bits and higher address and/or data) and three (3) or more loads which share some of the address, data, and control lines of the bus, the board becomes a significant part of the total cost of the system. For instance, in a conventional 3-load system that features two processors and a bridge chip set with more than 400 pins per IC package, a 12 to 16 layer printed wiring board may be needed to implement the bus interconnect. In addition to an excessive number of layers, the conventional 3-load system also suffers from poor electrical performance, especially at bus speeds in excess of several hundred mega transactions per second (MT/s), because of long stubs (a section of interconnect branching away from the main bus) required to connect all the chips sharing a line of the main bus.


REFERENCES:
patent: 3739231 (1973-06-01), Luteran
patent: 5095407 (1992-03-01), Kanezawa et al.
patent: 5467456 (1995-11-01), Moxley et al.
patent: 5502621 (1996-03-01), Schumacher et al.
patent: 5682297 (1997-10-01), Silva
patent: 5832294 (1998-11-01), Reinschmidt
patent: 5946477 (1999-08-01), Ito
patent: 6002178 (1999-12-01), Lin
patent: 6071754 (2000-06-01), Wark
patent: 6226246 (2001-07-01), Crane et al.
patent: 6285086 (2001-09-01), Sota et al.
patent: 6310398 (2001-10-01), Katz
patent: 6417462 (2002-07-01), Dabral et al.
patent: 6434016 (2002-08-01), Zeng et al.
patent: 6479758 (2002-11-01), Arima et al.
patent: 6483714 (2002-11-01), Kabumoto et al.
“Dynamic Termination Output Driver for a 600MHz Microprocessor”, Sai Vishwanthaiah et al., ISSCC 2000/Session 15/High-Speed I/O/Paper TP 15.1, Digest of Technical Papers, Feb. 8, 2000 @ pp. 248-249.
U.S. patent application Ser. No. 09/001,550 of Dabral, et al.

Affiliated with

Also associated with

Rating

Low cost and high speed 3 load printed wiring board bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low cost and high speed 3 load printed wiring board bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low cost and high speed 3 load printed wiring board bus... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3055095