Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-10-11
1998-10-13
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327203, 327212, H03K 3289
Patent
active
058217916
ABSTRACT:
A low-consumption and high-density D flip-flop circuit implementation, particularly for standard cell libraries, which comprises a master section and a slave section, is disclosed and claimed. The master section includes a master latch structure, a master coupling circuit which connects the master latch structure to one of two supply voltages, and an input coupling circuit for applying data to the flip-flop. The slave section includes a slave latch structure directly interposed between two supply voltages, and a slave coupling circuit which connects the slave latch structure to the master latch structure. The number of transistors required to realize the D flip-flop circuit implementation of the invention is minimized by enlarging the source areas of transistors in the input coupling circuit, which results in a large stray capacitance and insures optimum operation of the master latch. In addition, transistors in the slave latch structure have non-minimal gate lengths. Furthermore, a single clock signal is used to enable both master and slave sections. The ability to use a single clock signal without local regeneration coupled with minimizing the number of required components facilitates higher integrated circuit density and reduces power consumption.
REFERENCES:
patent: 3578984 (1971-05-01), Ryley
patent: 4356411 (1982-10-01), Suzuki et al.
patent: 5036217 (1991-07-01), Rollins et al.
patent: 5155397 (1992-10-01), Fassino et al.
patent: 5245223 (1993-09-01), Lim et al.
patent: 5384493 (1995-01-01), Furuki
patent: 5418407 (1995-05-01), Frenkil
patent: 5497114 (1996-03-01), Shimozono et al.
patent: 5532634 (1996-07-01), Sato
European Search Report from European Patent Application 95830430.5, filed Oct. 12, 1995.
IEICE Transactions on Electronics, vol. E76-C, No. 5, May 1993 Tokyo JP, pp. 839-843, Seung-Moon Yoo, et al, "Variable VCC Design Techniques For Battery-Operated DRAM's".
Adduci Francesco
Gaibotti Maurizio
Callahan Timothy P.
Lam T. T.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Low-consumption and high-density D flip-flop circuit implementat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-consumption and high-density D flip-flop circuit implementat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-consumption and high-density D flip-flop circuit implementat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316640