Loosely coupled pipeline processor

Details Loosely coupled pipeline processor Loosely coupled pipeline processor

1987-12-28

1990-10-30

Shaw, Gareth D.

Boots, shoes, and leggings

3642318, 3642288, 3642631, G06F 938

Patent

active

049673386

ABSTRACT:
A central processing unit includes an instruction decoder (1), an operand address computation unit (2), an operand pre-fetch unit (3), a control information buffer (5), an arithmetic unit (4), an instruction fetch unit (6), a chip bus (7), and a bus controller (8). A process relating to the fetch of a memory operand is independent from main pipeline process having an instruction fetching stage, an instruction decoding stage, and an instruction execution stage. As a result, control information (13) in an instruction that the fetch of the memory operand is not required does not pass through the pipeline stage relating to the fetch of the memory operand thereby improving bus band width for memory operand accesses.

REFERENCES:
patent: 4342078 (1982-07-01), Tredennick et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4597041 (1986-06-01), Guyer et al.
patent: 4750112 (1988-06-01), Jones et al.

Affiliated with

Also associated with

Rating

Loosely coupled pipeline processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Loosely coupled pipeline processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loosely coupled pipeline processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-279183