Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-02-21
2008-10-28
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000, C327S156000
Reexamination Certificate
active
07443761
ABSTRACT:
Methods, circuits, devices, and systems are provided for phase locked loop (PLL) locking. A method of locking a PLL includes locking a delay locked loop (DLL) path while applying a control voltage of the DLL path to a loop filter of the DLL path. The method includes locking a DLL voltage while applying the control voltage of the DLL path to the loop filter of the DLL path. The method also includes transferring the control voltage from the loop filter of the DLL path to a loop filter of the PLL path after the DLL voltage locks.
REFERENCES:
patent: 6462623 (2002-10-01), Horan et al.
patent: 6642759 (2003-11-01), Hughes
patent: 6779126 (2004-08-01), Lin et al.
patent: 6798259 (2004-09-01), Lin
patent: 6839301 (2005-01-01), Lin et al.
patent: 6845458 (2005-01-01), Lin
patent: 6845459 (2005-01-01), Lin
patent: 6868504 (2005-03-01), Lin
patent: 6912666 (2005-06-01), Lin
patent: 6950487 (2005-09-01), Lin et al.
patent: 6968026 (2005-11-01), Li et al.
patent: 6987409 (2006-01-01), Kim et al.
patent: 7042258 (2006-05-01), Booth et al.
patent: 7176763 (2007-02-01), Park
patent: 7180334 (2007-02-01), Starr
patent: 7230495 (2007-06-01), Lee et al.
patent: 7233183 (2007-06-01), Sancheti
patent: 2002/0172314 (2002-11-01), Lin et al.
patent: 2005/0024108 (2005-02-01), Lin
patent: 2005/0134337 (2005-06-01), Lee et al.
patent: 2005/0140407 (2005-06-01), Lin
patent: 2005/0240791 (2005-10-01), Lin
patent: 2005/0242888 (2005-11-01), Lee et al.
patent: 2005/0286672 (2005-12-01), Lin et al.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11 (Nov. 1996).
Auduong Gene N.
Brooks Cameron & Huebsch PLLC
Micro)n Technology, Inc.
LandOfFree
Loop filtering for fast PLL locking does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Loop filtering for fast PLL locking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loop filtering for fast PLL locking will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3996073