Loop filter integration in phase-locked loops

Details Loop filter integration in phase-locked loops Loop filter integration in phase-locked loops

2006-08-15

2006-08-15

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000, C331S017000

Reexamination Certificate

active

07091759

ABSTRACT:
A phase-locked loop and method of operation are disclosed. One embodiment includes providing a phase-locked loop, comprising a charge pump system comprising a first charge pump and a second charge pump, the charge pump system configured to provide control signals, a dual path filter, the dual path filter consisting of passive components that are configured to provide summation of control signals, wherein the dual path filter includes a first node coupled between a first charge pump and a first capacitor, wherein the dual path filter includes a second node coupled to a second charge pump through a first resistor, wherein the second node is connected to the first capacitor, and a voltage source coupled to the second node through a second resistor.

REFERENCES:
patent: 5095288 (1992-03-01), Dent
patent: 5180993 (1993-01-01), Dent
patent: 6011822 (2000-01-01), Dreyer
patent: 6215362 (2001-04-01), Feng et al.
patent: 6600351 (2003-07-01), Bisanti et al.
patent: 6611176 (2003-08-01), Goldman
patent: 2005/0134391 (2005-06-01), Kimura et al.
Craninckx, et al.; A Fully Integrated CMOS DCS-1800 Frequency Synthesizer; IEEE Journal of Solid-State, Circuits, vol. 33, No. 12, Dec. 1998; pp. 2054-2065.
Lo, et al.; A 1.5 V 900-MHz Monolithic CMOS FAst-Switching Frequency Synthesizers for Wireless Applications; 2000 Symposium on VLSI Circuits Digest of Technical Papers; pp. 238-241.
Koo, et al.; A Fully-Integrated CMOS Frequency Synthesizer with Charge-Averaging Charge Pump and Dual-Path Loop Filter for PCS-and Cellular-CDMA Wireless Systems; 2001 Symposium on VLSI Circuits Digest of Technical Papers; pp. 43-45.
Larsson; An Offset-Cancelled CMOS Clock-Recovery/Demux with a Half-Rate Linear Phase Detector for 2.5Gb/s Optical Communication; 2001 IEEE International Solid-State Conference.

Affiliated with

Also associated with

Rating

Loop filter integration in phase-locked loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Loop filter integration in phase-locked loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loop filter integration in phase-locked loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3680928