Lookaside buffer for inputting multiple address translations in

Details Lookaside buffer for inputting multiple address translations in Lookaside buffer for inputting multiple address translations in

1995-03-03

1997-10-21

Lane, Jack A.

395417, 395420, G06F 1210

Patent

active

056805667

ABSTRACT:
A method and apparatus for performing address translation in a computer system supporting virtual memory by searching a translation lookaside buffer (TLB) and, possibly, a translation table held in memory and implemented as a B-tree data structure. The TLB is initially searched for a translation for a specified input address. If exactly one valid entry of the TLB stores a translation for the specified input address then the output address corresponding to the specified input address is determined from the contents of that entry. Otherwise, the translation table is searched for a translation for the specified input address. If two or more valid entries of the TLB store a translation for the specified input address, then these entries are invalidated. If the translation table must be searched then the method involves retrieving from the translation table, and inserting into the TLB, a translation for the specified input address and possibly one or more translations for other input addresses stored with the translation for the specified input address in one node of the B-tree implementing the translation table. When a particular input address retrieved from the translation table is inserted into the TLB, it is determined whether there is exactly one valid entry in the TLB that stores a translation for the particular input address If so, then the translation retrieved from the memory is inserted into that entry, and no multiple TLB entries for the same input address are created.

REFERENCES:
patent: 4473878 (1984-09-01), Zolnowsky et al.
patent: 4628451 (1986-12-01), Sawada et al.
patent: 4736287 (1988-04-01), Druke et al.
patent: 4792897 (1988-12-01), Gotou et al.
patent: 4811215 (1989-03-01), Smith
patent: 4914577 (1990-04-01), Stewart et al.
patent: 4985828 (1991-01-01), Shimizu et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5109335 (1992-04-01), Watanabe
patent: 5148533 (1992-09-01), Joyce et al.
patent: 5155825 (1992-10-01), Edenfield et al.
patent: 5222222 (1993-06-01), Mehring et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5237671 (1993-08-01), Freitas et al.
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5305444 (1994-04-01), Becker et al.
patent: 5319760 (1994-06-01), Mason et al.
patent: 5329627 (1994-07-01), Nanda et al.
patent: 5369744 (1994-11-01), Fukushima et al.
patent: 5386527 (1995-01-01), Bosshart
patent: 5388215 (1995-02-01), Baker et al.
patent: 5426750 (1995-06-01), Becker et al.
patent: 5479627 (1995-12-01), Khalidi et al.
patent: 5493660 (1996-02-01), DeLano et al.
patent: 5539892 (1996-07-01), Reininger et al.
Design of Database Structures, by Toby J. Teorey et al., Prentice-Hall, Inc., 1982, pp. 305-327.

Affiliated with

Also associated with

Rating

Lookaside buffer for inputting multiple address translations in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lookaside buffer for inputting multiple address translations in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lookaside buffer for inputting multiple address translations in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1014632