Look-up table using multi-level decode

Details Look-up table using multi-level decode Look-up table using multi-level decode

1997-04-04

1998-09-29

Sikes, William L.

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Converging with plural inputs and single output

326106, 327106, H03K 1762, H03K 17693

Patent

active

058150242

ABSTRACT:
A look-up table circuit implemented with MOS transistors that uses combinational logic to generate signals that enable the transistors. A circuit using 16 inputs and 4 select lines is disclosed. Two of the select lines are used as inputs to combinational logic including four NOR gates to generate enable signals for transistors in a third stage of the circuit. This produces a reduction in the propagation delay of a signal from the input to the output of the look-up table circuit.

REFERENCES:
patent: 3551900 (1970-12-01), Annis
patent: 3614327 (1971-10-01), Low
patent: 3633163 (1972-01-01), Birchmeier
patent: 3654394 (1972-04-01), Gordon
patent: 3760358 (1973-09-01), Isii et al.
patent: 3846745 (1974-11-01), Hill et al.
patent: 3885167 (1975-05-01), Berglund
patent: 3992703 (1976-11-01), Luisi et al.
patent: 4006470 (1977-02-01), Mitarai
patent: 4103349 (1978-07-01), Marmet
patent: 4308526 (1981-12-01), Smith
patent: 4354266 (1982-10-01), Cooperman et al.
patent: 4453096 (1984-06-01), Le Can
patent: 4470133 (1984-09-01), Tanimoto
patent: 4491839 (1985-01-01), Adam
patent: 4670748 (1987-06-01), Williams
patent: 4725742 (1988-02-01), Tachimori et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4879684 (1989-11-01), Krauss et al.
patent: 4910466 (1990-03-01), Kiuchi
patent: 4916336 (1990-04-01), Houston
patent: 4972380 (1990-11-01), Hidaka et al.
patent: 4975601 (1990-12-01), Steele
patent: 5012126 (1991-04-01), Feldbaumer
patent: 5021689 (1991-06-01), Pickett et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5157283 (1992-10-01), Kin
patent: 5162666 (1992-11-01), Tran
patent: 5200907 (1993-04-01), Tran
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5243599 (1993-09-01), Barrett et al.
patent: 5280202 (1994-01-01), Chan et al.
patent: 5309045 (1994-05-01), Saeki et al.
patent: 5315178 (1994-05-01), Snider
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5369621 (1994-11-01), Mason
patent: 5432719 (1995-07-01), Freemen et al.
patent: 5438295 (1995-08-01), Reddy et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5740114 (1998-04-01), Hirano et al.
Yao, High Density Memory Selection Circuit, (1972) IBM Technical Disclosure Bulletin, vol. 15, No. 7, pp. 2042-2044.
Davis et al., Matrix Decoder, (1976) IBM Technical Disclosure Bulletin, vol. 18, No. 8, pp. 2577-2578.
Author not listed, Eight by Sixty-Four To One CMOS Matrix Macro, (1988) vol. 31, No. 5, pp. 316-317.
Kubinec, Build A Programmable Word Generator with MOS ICs. Multiple Output Channels Supply Easily Programmed 100-Bit Words at a 1-MHz Bit Rate, (1969), Electronic Design, vol. 17, No. 2, p. 62-.

Affiliated with

Also associated with

Rating

Look-up table using multi-level decode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Look-up table using multi-level decode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Look-up table using multi-level decode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688980