Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2005-05-12
2008-08-26
Tsai, Henry (Department: 2184)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S226000, C712S024000, C712S020000, C712S215000, C712S217000
Reexamination Certificate
active
07418575
ABSTRACT:
A system for adding reconfigurable computational instructions to a computer, the system comprising a processor operable to execute a set of instructions of a computer program comprising a set of computational instructions and long instruction word instructions with at least one of the long instruction word instructions comprising an instruction extension, an extension adapter coupled to the processor and operable to detect the execution of the instruction extension, and programmable logic coupled to the extension adapter and operable to receive configuration data for defining the instruction extension and execute the instruction extension.
REFERENCES:
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4783738 (1988-11-01), Li et al.
patent: 4893311 (1990-01-01), Hunter et al.
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5247689 (1993-09-01), Ewert
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5274782 (1993-12-01), Chalasani et al.
patent: 5299317 (1994-03-01), Chen et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5357152 (1994-10-01), Jennings, III
patent: 5361373 (1994-11-01), Gilson
patent: 5414377 (1995-05-01), Freidin
patent: 5426378 (1995-06-01), Ong
patent: 5436574 (1995-07-01), Veenstra
patent: 5471628 (1995-11-01), Phillips et al.
patent: 5488612 (1996-01-01), Heybruck
patent: 5517627 (1996-05-01), Petersen
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5619665 (1997-04-01), Emma
patent: 5636224 (1997-06-01), Voith et al.
patent: 5652875 (1997-07-01), Taylor
patent: 5682493 (1997-10-01), Yung et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5726584 (1998-03-01), Freidin
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5784636 (1998-07-01), Rupp
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5822588 (1998-10-01), Sterling et al.
patent: 5828835 (1998-10-01), Isfeld
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5850564 (1998-12-01), Ting et al.
patent: 5920202 (1999-07-01), Young et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 5943150 (1999-08-01), Deri
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 5986465 (1999-11-01), Mendel
patent: 5999734 (1999-12-01), Willis et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6092174 (2000-07-01), Roussakov
patent: 6167502 (2000-12-01), Pechanek et al.
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6237079 (2001-05-01), Stoney
patent: 6292388 (2001-09-01), Camarota
patent: 6343337 (2002-01-01), Dubey et al.
patent: 6353841 (2002-03-01), Marshall et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6415424 (2002-07-01), Arimilli et al.
patent: 6418045 (2002-07-01), Camarota
patent: 6426648 (2002-07-01), Rupp
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6505241 (2003-01-01), Pitts
patent: 6557092 (2003-04-01), Callen
patent: 6622233 (2003-09-01), Gilson
patent: 6633181 (2003-10-01), Rupp
patent: 6698015 (2004-02-01), Moberg et al.
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6744274 (2004-06-01), Arnold et al.
patent: 6795900 (2004-09-01), Miller et al.
patent: 6799236 (2004-09-01), Dice et al.
patent: 6817013 (2004-11-01), Tabata et al.
patent: 6831690 (2004-12-01), John et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 6874110 (2005-03-01), Camarota
patent: 6883084 (2005-04-01), Donohoe
patent: 6954845 (2005-10-01), Arnold et al.
patent: 6968544 (2005-11-01), Schneider
patent: 6986127 (2006-01-01), Newlin et al.
patent: 6996709 (2006-02-01), Arnold et al.
patent: 7000211 (2006-02-01), Arnold
patent: 7062520 (2006-06-01), Rupp
patent: 7086047 (2006-08-01), Edwards et al.
patent: 7178062 (2007-02-01), Dice
patent: 7200735 (2007-04-01), Wang et al.
patent: 7254142 (2007-08-01), Hagsand
patent: 2001/0049816 (2001-12-01), Rupp
patent: 2003/0046513 (2003-03-01), Furuta et al.
patent: 2003/0097546 (2003-05-01), Taylor
patent: 2003/0108119 (2003-06-01), Mohebbi et al.
patent: 2003/0120889 (2003-06-01), Roussel et al.
patent: 2003/0196058 (2003-10-01), Ramagopal et al.
patent: 2004/0019765 (2004-01-01), Klein, Jr.
patent: 2004/0186872 (2004-09-01), Rupp
patent: 2004/0193852 (2004-09-01), Johnson
patent: 2004/0208602 (2004-10-01), Plante
patent: 2005/0027970 (2005-02-01), Arnold et al.
patent: 2005/0027971 (2005-02-01), Williams et al.
patent: 2005/0166038 (2005-07-01), Wang et al.
patent: 2005/0268271 (2005-12-01), Gutberlet et al.
patent: 0507507 (1992-07-01), None
patent: 0668659 (1995-08-01), None
patent: 1 443 417 (2004-08-01), None
patent: 478 252 (2002-03-01), None
patent: 480 818 (2002-03-01), None
patent: 152355 (2002-07-01), None
patent: 152994 (2002-07-01), None
patent: 509 798 (2002-11-01), None
patent: 168210 (2003-04-01), None
Intel and Hewlett Packard, IA-64 Application Instruction Set Architecture Guide, Rev. 1.0, 1999, p. C-1 through C, 1999.
Kai Hwang, Advanced Computer Architecture, McGraw Hill, 1993, p. 182-184.
Ricardo E. Gonzalez, Xtensa: A Configurable And Extensible Processor, Mar.-Apr. 2000, IEEE Micro, pp. 60-70.
Pedro Diniz et al., Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines, 2000, IEEE, pp. 91-100.
http://www.tensilica.com/products/xtensa—overview.htm.
Bechade et al. “Programmable Arithmetic/Logic Circuits,” IBM Technical Disclosure Bulletin, U. S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.
Ye et al., “Chimaera: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit,” Proceedings of the 27th International Symposium on computer Architecture, IEEE, Jun. 10-14, 2000, pp. 225-235.
“MIPS Extension for Digital Media with 3D,” MIPS Technologies, Inc., Dec. 27, 1996.
Borgatti et al., “A Reconfigurable System Featuring Dynamically Extensible Embedded Microprocessor, FPGA and Customisable I/O”, IEEE 2002 Custom INtegrated Circuits Conference, pp. 1-4.
Razdan et al. “A High-Performance Microarchitecture with Hardware-Programmable Functional Units”, Proc. of MICRO-27, Nov. 1994.
Beeck et al., “CRISP: A Template for Reconfigurable Instruction Set Processors,” FPL 2001, LNCS 2147, pp. 296-305, Springer-Verlag Berlin Heidelberg, 2001.
U.S. Appl. No. 10/746,018, filed Dec. 23, 2003 Rupp et al.
Tanenbaum, Andrew S., “Modern Operating Systems,” Second Edition, 2001, Prentice Hall, Inc., New Jersey.
Scott, Steven L., et al., “The Clay T3E Network: Adaptive Routing in High Performance 3D Torus,” HOT Interconnects IV, Stanford University, Aug. 15-16, 1996.
Lee, K.C., “A Virtual Bus Architecture for Dynamic Parallel Processing,” IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 2, Feb. 1993, pp. 121-130.
Hennessey, John L., et al., “Computer Organization and Design, The Hardware/Software Interface,” Second Edition, 1998, Morgan Kaufmann Publishers, Inc., San Francisco, California.
Golestani, S. Jamaloddin, “A Stop-and-go Queueing Framework for Congestion Management,” Bell Communications Research, Morristown, New Jersey, 1990, Association for Computing Mechinery.
Goldblatt, Kim. “The Low-Cost, Efficient Serial Configuration of Spartan FPGAs,” Xilinx, XAPP098, Nov. 13, 1998, Version 1.0.
Garlan, David, et al., “An Introduction to Software Architecture,” CMU-CS-94-166, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, 1994.
Dehon, Andre, “Transit Note #118, Notes on Coupling Processors with Reconfigurable Logic,” M.I.T. Transit Project, Mar. 21, 1995.
Dally, William J., et al., “Deadlock Free Message Routing in Multiprocessor Interconnection Networks,” Computer Science D
Gonzalez Ricardo E.
Johnson Scott
Taylor Derek
Carr & Ferrell LLP
Stretch, Inc.
Tsai Henry
Tseng Cheng-Yuan
LandOfFree
Long instruction word processing with instruction extensions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Long instruction word processing with instruction extensions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Long instruction word processing with instruction extensions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3996901