Data processing: artificial intelligence – Fuzzy logic hardware – Fuzzy inference processing
Reexamination Certificate
2005-03-01
2005-03-01
Knight, Anthony (Department: 2121)
Data processing: artificial intelligence
Fuzzy logic hardware
Fuzzy inference processing
C706S908000, C706S916000
Reexamination Certificate
active
06862584
ABSTRACT:
The calculation circuit comprises a subtracter having a first and a second input receiving a first and, respectively, a second input datum; a first output supplying a first output datum equal to the difference between the first and the second input datum; and a second output supplying a sign flag indicating the sign of the first output datum; an XOR logic gate having a first input receiving the sign flag, a second input receiving a first logic selection signal assuming a first level for the selection of the logical fuzzy union operation and a second level for the selection of the logical fuzzy intersection operation, and an output supplying a second logic selection signal; and a multiplexer having a first and a second datum input receiving the first and, respectively, the second input datum; a selection input receiving the second selection signal; and an output supplying a second output datum constituted by the first or the second input datum (A, B) as a function of the level assumed by the second selection signal.
REFERENCES:
patent: 5335314 (1994-08-01), Tsutsumi et al.
patent: 5343553 (1994-08-01), Miyazawa et al.
patent: 5398299 (1995-03-01), Ota et al.
patent: 5615303 (1997-03-01), Abruzzese et al.
patent: 5710867 (1998-01-01), Giacalone et al.
patent: 5796917 (1998-08-01), Matranga et al.
patent: 5875438 (1999-02-01), Pappalardo et al.
patent: 6075338 (2000-06-01), Mazza et al.
patent: 6385598 (2002-05-01), Giacalone et al.
patent: 6424958 (2002-07-01), Pappalardo et al.
Giacalone et al; Hardware implementation versus software emulation of fuzzy algorithms in real applications; The IEEE International Conference on Fuzzy Systems Proceedings; vol. 1; May 4-9, 1998; pp 7-12.*
Gabrielli et al; Design and preliminary results of high speed analog 1.0 μm CMOS MIN-MAX circuit for fuzzy architectures; Proceedings of the 38th Midwest Symposium on Circuits and Systems; vol. 1; Aug. 13-16, 1995; pp 381-384.*
Hung et al; Implementing a fuzzy inference engine using FPGA; Sixth Annual IEEE International ASIC Conference and Exhibit Proceedings; Sep. 27-Oct. 1, 1993; pp 349-352.*
Kartika; FPGA Application As Irrigation Controller With Fuzzy Logic Methode; www.tec.puv.fi/˜smv/ED1/PROJECT/xs_fuzzy.pdf.*
Watanabe et al., “Evaluation of Min/Max Instructions for Fuzzy Information Processing,”IEEE Transactions On Fuzzy Systems 4(3):369-374, 1996.
Watanabe, H., et al., “Evaluation of Min/Max Instruction for Fuzzy Information Processing,”IEEE Transactions On Fuzzy Systems, 4(3):369-374, Aug. 1996.
Gangi Edmondo
Giacalone Biagio
Mammoliti Francesco
Pappalardo Francesco
Bell Meltin
Iannucci Robert
Jorgenson Lisa K.
Knight Anthony
Seed IP Law Group PLLC
LandOfFree
Logical fuzzy union and intersection operation calculation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logical fuzzy union and intersection operation calculation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical fuzzy union and intersection operation calculation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455098