Boots – shoes – and leggings
Patent
1995-05-15
1997-04-22
An, Meng-Ai T.
Boots, shoes, and leggings
395412, 395403, 395800, 36424341, 3642551, 364DIG1, G06F 1210
Patent
active
056236263
ABSTRACT:
A logical cache memory has a logical tag and a physical tag as address tags for comparison, and status information representing their status. Data status and block status are registered at the same entry position. When access is made using a logical address, access is made to the logical tag to detect the existence of data, and when access is made using a physical address, access is made to the physical tag using an offset portion which does not depend on address conversion, to detect the existence of data.
REFERENCES:
patent: 3761881 (1973-09-01), Anderson
patent: 4453230 (1984-06-01), Mizoguchi et al.
patent: 4467414 (1984-08-01), Akagi et al.
patent: 4564900 (1986-01-01), Smitt
patent: 4602368 (1986-07-01), Circello et al.
patent: 4612612 (1986-09-01), Woffinden et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4727482 (1988-02-01), Roshon-Larsen et al.
patent: 4740889 (1988-04-01), Matersole et al.
patent: 4763244 (1988-08-01), Moyer et al.
patent: 4797817 (1989-01-01), Nguyen et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4991081 (1991-02-01), Bosshart
Computing Services "Cache Memories" by Smith, vol. 14, No. 3, Sep. 1982, pp. 510-511.
Bandoh Tadaaki
Morioka Michio
Tanji Masayuki
An Meng-Ai T.
Harrity John
Hitachi , Ltd.
LandOfFree
Logical cache memory for multi-processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logical cache memory for multi-processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logical cache memory for multi-processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-349054