Logic timing analysis for multiple-clock designs

Details Logic timing analysis for multiple-clock designs Logic timing analysis for multiple-clock designs

1996-12-16

1998-06-02

Trammell, James P.

Boots, shoes, and leggings

371 471, 371 48, 39518301, 39518309, 39518508, 395500, 327141, 327152, 364578, G06F 106, H03K 2342, H03K 2358

Patent

active

057610975

ABSTRACT:
A system and method for detecting timing design errors in a design having multiple state devices clocked by multiple clock signals. The design includes at least first and second state devices clocked by first and second clock signals. A reference time is designated, and a time differential between successive triggering edges of the first and second clock signals is calculated. The time of the occurrence of each triggering edge of the first and second clock signal is calculated with respect to the reference time, rather than directly with respect to each other. The calculation of the time differential includes storing a period time and a time offset the first and second clock signals. The time offsets are time durations measured from the reference time to the first pulse of each of the first and second clock signals that occur simultaneously with, or subsequent to, the reference time. The calculated time differential is then compared to the known, worst-case timing parameters to determine whether a timing error exists.

REFERENCES:
patent: 5323401 (1994-06-01), Maston
patent: 5381416 (1995-01-01), Vartti et al.
patent: 5381524 (1995-01-01), Lewis et al.
patent: 5428626 (1995-06-01), Frisch et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5455931 (1995-10-01), Camporese et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5550760 (1996-08-01), Razdan et al.
patent: 5576979 (1996-11-01), Lewis et al.
patent: 5579510 (1996-11-01), Wang et al.
patent: 5633879 (1997-05-01), Potts et al.
patent: 5644498 (1997-07-01), Joly et al.
patent: 5649167 (1997-07-01), Chen et al.
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5655109 (1997-08-01), Hamid
patent: 5694579 (1997-12-01), Razdan et al.

Affiliated with

Also associated with

Rating

Logic timing analysis for multiple-clock designs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic timing analysis for multiple-clock designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic timing analysis for multiple-clock designs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1468472