Logic synthesis having two-dimensional sizing progression for se

Details Logic synthesis having two-dimensional sizing progression for se Logic synthesis having two-dimensional sizing progression for se

1994-09-30

1997-05-27

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, 364491, 438129, 438599, G06F 1500

Patent

active

056338058

ABSTRACT:
A logic synthesis method uses a two-dimensional sizing progression for selecting gates from a cell library in designing an integrated circuit. The drive load and desired performance for each logic gate in a functional configuration for the integrated circuit may be determined. The device configuration or gate to implement the logic gate may be selected from a cell library. The selected gate has a drive load range encompassing the determined drive load and achieves a desired performance target for the logic gate. A two-dimensional sizing progression may be used to help minimize layout area, power consumption, and performance loss in implementing BiNMOS gates.

REFERENCES:
patent: 4701860 (1987-10-01), Mader
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5148065 (1992-09-01), Krenik et al.
patent: 5406497 (1995-04-01), Altheimer et al.
patent: 5416718 (1995-05-01), Yamazaki
patent: 5422317 (1995-06-01), Hua et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5432707 (1995-07-01), Leung
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5477467 (1995-12-01), Rugg

Affiliated with

Also associated with

Rating

Logic synthesis having two-dimensional sizing progression for se does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic synthesis having two-dimensional sizing progression for se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic synthesis having two-dimensional sizing progression for se will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2333606