Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1994-04-07
1996-06-11
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327141, 327202, 327217, 327291, H03K 500
Patent
active
055259219
ABSTRACT:
A synchronizing means is provided for synchronizing an asynchronous interrupt signal to a synchronous clock signal for a computer system or the like. The synchronizing means includes a plurality of latch subsystems, where each of the latch subsystems has a sample input terminal for receiving a synchronous clock signal and a hold terminal for receiving a complementary synchronous clock signal. Set logic means are provided for generating a set output signal in response to certain predetermined output signals of the synchronizing means having a predetermined relationship therebetween, which occurs when an input interrupt signal has a duration greater than 1.5 periods of the synchronous clock signal. The set logic means includes AND gates and OR gates. Reset logic means are provided for generating a reset output signal. The reset logic means includes AND gates and OR gates.
REFERENCES:
patent: 3942124 (1976-03-01), Tarczy-Hornoch
patent: 4224531 (1980-09-01), Ebihara et al.
patent: 4418418 (1983-11-01), Aoki
patent: 4525635 (1985-06-01), Gillberg
patent: 4979194 (1990-12-01), Kawano
patent: 5001374 (1991-03-01), Chang
patent: 5187385 (1993-02-01), Koike
patent: 5225715 (1993-07-01), Mori et al.
patent: 5305451 (1994-04-01), Chao et al.
Callahan Timothy P.
King Patrick T.
Lam T.
VLSI Technology Inc.
LandOfFree
Logic suppression of input and ground spikes for synchronized in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic suppression of input and ground spikes for synchronized in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic suppression of input and ground spikes for synchronized in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-354491