Logic state analyzer with graph of captured trace

Details Logic state analyzer with graph of captured trace Logic state analyzer with graph of captured trace

1983-01-07

1984-10-30

Springborn, Harvey E.

Boots, shoes, and leggings

G06F 305, G06F 3153

Patent

active

044803176

ABSTRACT:
A logic state analyzer monitors an ongoing succession of states occurring in a collection of digital signals, and stores in a memory a set of states selected from the ongoing succession. The memory is of some convenient fixed number of locations, and once the memory is filled the oldest stored states are overwritten as the newest states are stored. Various storage qualification criteria may be specified, in which case an individual state is not stored unless the state meets those criteria. Upon recognition of a specified trigger condition in the succession of states the logic state analyzer stores an operator selectable number of additional states. The trigger condition may be as simple as the occurrence of a single specified state or may be as complex as the satisfaction of a sequence of specified states. The resulting collectivity of states stored in the memory may be termed a captured trace. Each of the states in the captured trace is a pattern of logical values for the individual digital signals in the collection thereof. That is, each state is also a bit pattern, and is expressable as a magnitude in a selected radix such as binary, octal, or hexadecimal. The states of the captured trace also possess the natural chronological order in which they were stored into the memory. The captured trace is presented as a graph in cartesian coordinates. The graph is a series of points, each representing a state in the captured trace. The ordinate of each point is the magnitude of the state rendered in a selected radix. The abscissa of each point is the ordinal number indicative of the state's chronological position in the captured trace.

REFERENCES:
patent: 3406387 (1968-10-01), Werme
patent: 3457552 (1969-07-01), Asendorf
patent: 3835455 (1974-09-01), Abbenante
patent: 3964064 (1976-06-01), Brandao et al.
patent: 4040025 (1977-08-01), Merrill, Jr. et al.
patent: 4100532 (1978-07-01), Farnbach
patent: 4172281 (1979-10-01), Gordon
patent: 4192966 (1980-03-01), Mayer
patent: 4364036 (1982-12-01), Shimizu

Affiliated with

Also associated with

Rating

Logic state analyzer with graph of captured trace does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic state analyzer with graph of captured trace, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic state analyzer with graph of captured trace will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1104832