Boots – shoes – and leggings
Patent
1985-08-01
1988-11-01
Zache, Raulfe B.
Boots, shoes, and leggings
364900, 364578, 371 23, G06F 1520, G06F 738
Patent
active
047824409
ABSTRACT:
A logic simulator for simulating operation of a logic circuit is provided with gates divisible into successive levels according to a connection pattern between the gates. A pattern memory (16) memorizes the connection pattern as a bit sequence representative of direct connections between each gate of each level to the gates of a preceding level. A function memory (17) memorizes logic functions of the respective gates. Responsive to input logic states of each level, the bit sequence for the gates of the level under consideration, and the logic functions of the respective gates of that level, a calculator (25) calculates output logic states of that level as input logic states of a succeeding level successively for the gates of the level in question. For a higher speed of simulation, the logic circuitry may be divided into a predetermined number of gate groups, each consisting of gates of the successive levels. Each of the pattern and the function memories is divided into parts for the respective gate groups. In order to make the logic simulator have a further reduced memory capacity, the gates of each preceding level may be classified into gate blocks. A block specifier is additionally used. Under the circumstances, it is sufficient that each bit sequence should represent direct connections to the gate blocks. The calculator is supplied with the output logic states of each gate block.
REFERENCES:
patent: 3934231 (1976-01-01), Armstrong
patent: 3961250 (1976-01-01), Snethen
patent: 4120043 (1978-10-01), Su
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4324093 (1982-07-01), Miyoshi
patent: 4527249 (1985-07-01), Van Brunt
patent: 4541071 (1985-09-01), Ohmori
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4628471 (1986-12-01), Schuler et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4725975 (1988-02-01), Sasaki
Nomizu Nobuyoshi
Sasaki Tohru
NEC Corporation
Phung Danh
Zache Raulfe B.
LandOfFree
Logic simulator using small capacity memories for storing logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic simulator using small capacity memories for storing logic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulator using small capacity memories for storing logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-894437