Boots – shoes – and leggings
Patent
1991-09-27
1994-11-08
Black, Thomas G.
Boots, shoes, and leggings
364488, 341122, 371 6, 371 23, 371 24, 371 27, G06F 1520
Patent
active
053633199
ABSTRACT:
A logic simulator having plural logic function sections for realizing a logic circuit, plural connection sections for connecting these logic function sections, a control section for constructing a logic simulation circuit by controlling these logic function sections and connection sections, and a host computer as an interface and a controller of the logic simulator. Each logic element includes a memory for storing information to decide a logic function, another memory for storing other control information. A logic element having a PLA where each logic to be realized is developed by an AND plane and the result is obtained through an OR plane based on predetermined information. A logic element having a universal logic gate, the input terminals of the universal logic gate being respectively connected to the input terminals of the logic element through plural switches. A unit-delay multiples logic element having a sampling hold circuit including a specification section for specifying only one pulse signal from a multiplexed input signal, a sampling section for sampling a pulse signal specified by the specification section at a predetermined simulation cycle, and a hold section for holding a pulse signal sampled by the sampling section and converting the pulse signal into a restoration signal having a constant level at start of a new simulation cycle, a logic circuit for giving a predetermined logic operation to the restoration signal, and a pulse circuit for producing a multiplexable pulse signal from a signal processed by the logic circuit.
REFERENCES:
patent: 4668880 (1987-05-01), Shoji
patent: 4697241 (1987-09-01), Lavi
patent: 4706216 (1987-11-01), Carter
patent: 4891773 (1990-01-01), Ooe et al.
patent: 4945503 (1990-07-01), Takasaki
patent: 5014226 (1991-05-01), Horstman et al.
patent: 5051911 (1991-09-01), Kimura et al.
patent: 5105374 (1992-04-01), Yoshida
patent: 5128871 (1992-07-01), Schmitz
High Performance Systems, Oct. 1989, pp. 28-37; "ASIC Emulation Cuts Design Risk"; Michael D'Amour et al.
Black Thomas G.
Kabushiki Kaisha Toshiba
Wieland Susan
LandOfFree
Logic simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1788093