Logic simulation using a hardware accelerator together with an a

Details Logic simulation using a hardware accelerator together with an a Logic simulation using a hardware accelerator together with an a

1990-02-16

1992-09-08

Ruggiero, Joseph

Excavating

364488, 364578, G06G 748

Patent

active

051464608

ABSTRACT:
Software simulators of logic design circuits run slowly but are capable of providing very finely detailed error trace analyses. On the other hand, hardware accelerators operating to perform similar functions are very fast in their execution but are not capable of practically isolating error states or other critical conditions. Accordingly, the present invention provides an interactive system combining software simulators and hardware accelerators so that when desired test results do not favorably compare with simulated results, a mechanism is provided for storing the current hardware accelerator state and restoring the accelerator to a previous checkpoint state which has been saved as a result of a prior periodic interruption. The hardware accelerator is then operated for a time sufficient to bring it up to a state that occurs just before the detected miscomparison. At this point, state information from the hardware accelerator is supplied to a software simulator for detailed error analysis and fault tracing. The hardware accelerator may then be restarted where it left off or with a different task. In this way, optimal utilization is made of expensive hardware accelerator resources while nonetheless providing error event isolation and the ability to generate detailed traces of the simulated behavior.

REFERENCES:
patent: 4242751 (1980-12-01), Henckels et al.
patent: 4736338 (1988-04-01), Saxe et al.
patent: 4891773 (1990-01-01), Ooe et al.
patent: 4912707 (1990-03-01), Kogge et al.
patent: 4995037 (1991-02-01), Imada et al.
IBM Tech. Disc. Bull., vol. 14, No. 8, pp. 2431-2432, Jan. 1972.
Breur, Functional Partitioning and Simulation of Digital Circuits IEEE Transaction on Computers, vol. C-19, No. 11, Nov. 1970.

Affiliated with

Also associated with

Rating

Logic simulation using a hardware accelerator together with an a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic simulation using a hardware accelerator together with an a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulation using a hardware accelerator together with an a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-139867