Boots – shoes – and leggings
Patent
1982-06-11
1987-04-07
Heckler, Thomas M.
Boots, shoes, and leggings
G06F 738
Patent
active
046565809
ABSTRACT:
An improved logic simulation machine in which non-unitary delays of logic functions being simulated are permitted and in which the delay time can be made different for low-to-high and high-to-low transitions. A plurality of basic processors are interconnected with a control processor through an inter-processor switch. The logic functions being simulated are divided among the various basic processors. The control processor provides primary input data and communicates the results computed by the basic processors with other ones of the basic processors as needed. All of the basic processors and the control processor operate in variable length work cycles. The length of a work cycle is determined by a minimum work space value among all of the logic functions to be simulated, that is, a minimum time to a next successive transition in a simulated output among all of the simulated logic functions. Further, the presence of glitches in the simulated output is detected. The detected glitches are suppressed if their duration is less than the delay time of the logic function being simulated for a particular transition it is predicted to undergo.
REFERENCES:
patent: 3278732 (1966-10-01), Haynes
patent: 3308285 (1967-03-01), Winder
patent: 3381117 (1968-04-01), Forslund et al.
patent: 3400379 (1968-09-01), Harman
patent: 3458240 (1969-07-01), Hanson
patent: 3544973 (1970-11-01), Borck, Jr. et al.
patent: 3614745 (1971-10-01), Podvin
patent: 3728534 (1973-04-01), Bertram et al.
patent: 3810114 (1974-05-01), Yamada et al.
patent: 3902050 (1975-08-01), Schmidt et al.
patent: 3913070 (1975-10-01), Malcolm et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4035777 (1977-07-01), Moreton
patent: 4050058 (1977-09-01), Garlic
patent: 4053947 (1977-10-01), Carlsson et al.
patent: 4057845 (1977-11-01), Ejuri et al.
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 4067058 (1978-03-01), Brandstaetter et al.
patent: 4079455 (1978-04-01), Ozga
patent: 4084224 (1978-04-01), Appell et al.
patent: 4087794 (1978-05-01), Beausoleil et al.
patent: 4306286 (1981-12-01), Cocke et al.
Agrawal et al, "Mixed-Mode Simulation in the MOTIS System", Journal of Digital Systems, vol. V, No. 4, 1981, pp. 383-399.
IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun. 1982.
Graf Matthew C.
Hitchcock, Sr. Robert B.
Heckler Thomas M.
International Business Machines - Corporation
LandOfFree
Logic simulation machine does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic simulation machine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulation machine will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1089980