Logic simulation apparatus

Details Logic simulation apparatus Logic simulation apparatus

1983-10-19

1986-04-22

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1520

Patent

active

045846421

ABSTRACT:
A logic simulation apparatus has a data memory for storing node level data of a logic circuit, a command memory for storing interconnection data which comprises an input data address, an output data address, a fan-out address and a function of module, and a data processing circuit for simulating the operation for each module in accordance with the commands read out from the command memory. The read address of the command memory is accessed by an address counter which is incremented by one for every read operation. The fan-out address read out from the command memory is written in an address queue, and when a simulation of one module is completed, the fan-out address is read out from the address queue and set in the address counter in order to start a simulation of a next module.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
M. M. Denneau, "The Yorktown Simulation Engine," Proc. 19th Design Automation Conference pp. 55-59, Jun. 1982.
M. Abramovici et al., "A Logic Simulation Machine," Proc. 19th Design Automation Conference, pp. 65-73, Jun. 1982.

Affiliated with

Also associated with

Rating

Logic simulation apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic simulation apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic simulation apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1918807