Logic signals generating and sequencing circuit for charge trans

Details Logic signals generating and sequencing circuit for charge trans Logic signals generating and sequencing circuit for charge trans

1989-05-10

1990-12-25

Brinich, Stephen

Facsimile and static presentation processing

Facsimile

Recording apparatus

35821311, H04N 314

Patent

active

049807706

ABSTRACT:
This circuit is essentially formed by a circuit of the programmable (preferably reprogrammable) logic component type, receiving, at input, a reference clock signal (CK) and configured in such a way as to deliver, at output, the plurality of clock signals (.phi.1 . . . .phi.N) needed to control the charge transfer device. It is, notably, a programmable logic circuit configured so as to include, around a common general bus:
first synchronized signals generating means receiving, at input, said clock signal, and applying, at output, to the general bus, a sequence of first binary configurations representing the horizontal sequencing of the charge transfer device;
second synchronized signals generating means receiving, at input, a signal corresponding to the appearance of a particular binary configuration among said first binary configurations, and applying, at output, to the general bus, a sequence of second binary configurations, representing the vertical sequencing of the charge transfer device, and
a plurality of sequencing means placed in parallel on the general bus, said sequencing means receiving, at input, the signals present at the general bus, and decoding these signals so as to respectively generate, at a given instant which is a function of said binary configurations and of said clock signal, one of said control logic signals.

REFERENCES:
patent: 4167754 (1979-09-01), Nagumo et al.
patent: 4280141 (1981-07-01), McCann et al.
patent: 4291241 (1981-09-01), Mayama et al.
patent: 4399464 (1983-08-01), Hix et al.
patent: 4431926 (1984-02-01), Mayumi
patent: 4644405 (1987-02-01), Roy et al.
Electronics International, vol. 50, No. 8, Apr. 1977, pp. 107-108, C. Bolon.: "De-Coders Drive Flip-Flops for Clean Multiphase Clock".
IBM Technical Disclosure Bulletin, vol. 22, No. 6, Nov. 1979, pp. 2301-2302, F. J. Aichelmann, Jr.: "Bypass Selection Mechanism for Defective Chips".
Electronic Design, vol. 29, No. 16, Aug. 6, 1981, pp. 183-190, A. P. King et al.: "Charge-Coupled Devices Tackle TV Imaging".

Affiliated with

Also associated with

Rating

Logic signals generating and sequencing circuit for charge trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic signals generating and sequencing circuit for charge trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic signals generating and sequencing circuit for charge trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1167380