Logic redundancy circuit scheme

Details Logic redundancy circuit scheme Logic redundancy circuit scheme

1987-11-13

1989-01-17

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307455, 307465, 307219, H03K 19003

Patent

active

047989769

ABSTRACT:
A logic redundancy circuit scheme, comprising a plurality of pairs of logic circuit groups, each logic circuit group in a given pair having a respective logic node and a respective power control line, with each logic circuit group in a given pair generating substantially the same logic function signal on its respective logic node as the other logic circuit group in the given pair generates on its respective logic node. The circuit scheme further includes a plurality of isolation circuits having respective output nodes, with a different isolation circuit connected to each different logic circuit group logic node. These isolation circuits are powered at all times and each operates to provide an output signal on its output node indicative of the signal on the logic node connected thereto, while isolating the connected logic node from nets connected to the isolation circuit output node. The circuit scheme also includes means for electrically connecting together for bidirectional communication the logic nodes for each pair of logic circuit groups, prior to the connection to the isolation circuit associated therewith, and switching means connected to each of the power control lines associated with the plurality of pairs of logic circuit groups for providing power to one and only one logic circuit group in each pair of logic circuit groups. The circuit scheme also includes means for controlling, through the electrically connecting means, the logic state at the isolation circuit output node of the logic circuit group in a given pair of logic circuit groups, which is not powered, to have the same logic state as the isolation circuit output node of the logic circuit group in the given pair of logic circuit groups which is powered by the switching means, so that both isolation circuit output nodes in the pair provide a correct logic signal.

REFERENCES:
patent: 3566367 (1971-02-01), Gardner et al.
patent: 3665173 (1972-05-01), Bouricius
patent: 3665418 (1972-05-01), Bouricius
patent: 3670148 (1972-06-01), Moses
patent: 3750173 (1972-05-01), Kemerer
patent: 3751685 (1973-08-01), Jaeger
patent: 3800164 (1974-03-01), Miller
patent: 3805039 (1974-04-01), Stiffler
patent: 3818243 (1974-06-01), McMahon
patent: 3961270 (1976-06-01), Ullmann et al.
patent: 4493055 (1975-01-01), Osman
patent: 4606013 (1986-08-01), Yoshimoto
patent: 4621201 (1986-11-01), Amdahl et al.
patent: 4689654 (1987-08-01), Brockmann
patent: 4691123 (1987-09-01), Hashimoto
patent: 4700187 (1987-10-01), Furtek
patent: 4709166 (1987-11-01), Banker et al.
Bond, IBM TDB vol. 15, No. 4, 1972, pp. (1145-1146.
Jessep, Jr., IBM TDB vol. 11, No. 10, Mar. 1969, pp. (1227-1228.
"Yield and Reliability Enhancement Via Redundancy for VLSI Chips and Wafers", IBM T.D.B., vol. 28, No. 1, Jun. 1985, pp. 36-42.
Mano et al., "A Redundancy Circuit for a Fault-Tolerant 256K MOSRAM", IEEE JSSC, vol. SC-17, No. 4, Aug. 1982, pp. 726-730.

Affiliated with

Also associated with

Rating

Logic redundancy circuit scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic redundancy circuit scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic redundancy circuit scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2414432