Logic placement using positionally asymmetrical partitioning met

Details Logic placement using positionally asymmetrical partitioning met Logic placement using positionally asymmetrical partitioning met

1993-03-12

1996-04-30

Trans, Vincent N.

Boots, shoes, and leggings

364490, 364489, G06F 1750

Patent

active

055131247

ABSTRACT:
A modified partitioning method for placement of a circuit design into a programmable integrated circuit device having a specific distribution of physical resources along a horizontal or vertical line in the device. The circuit design includes a plurality of circuit elements, for example three-state buffers which feed a common bus, or registers which receive a common clock signal. Such elements should or must be placed along a single horizontal or vertical line. One method includes the step of weighting connecting lines (nets) which join circuit elements to be placed along a common line with different weights for the horizontal and vertical directions. Alternatively, elements to be placed along the line are marked to be kept in line during partitioning. A min-cut algorithm then tends to or is required to avoid separating particular elements from a common line. The group containing the circuit elements with the line requirement is then partitioned such that the area and location of the group corresponds to the horizontal or vertical line.

REFERENCES:
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 4706216 (1987-11-01), Carter
patent: 4870302 (1989-09-01), Freeman
patent: 4890238 (1989-12-01), Klein et al.
patent: 4908772 (1990-03-01), Chi
patent: 4967367 (1990-10-01), Piednoir
patent: 5189628 (1993-02-01), Olsen et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5341308 (1994-08-01), Mendel
Kirkpatrick, S.; Gelatt, C. D., Jr.; Vecchi, M. P., "Optimization by Simulated Annealing," Science, vol. 220, pp. 671-680, May 13, 1983.
Soukup, Jiri, "Circuit Layout," Proc.IEEE, vol. 69, pp. 1281-1304, Oct. 1981.
Fawcett, Bradley, "Double Density and Speed For Next Generation FPGAS," New Electronics, Mar. 1990, pp. 51-52.
Hartoog, Mark R., "Analysis of Placement Procedures for VLSI Standard Cell Layout," 23rd Design Automation Conference, Paper 16.4, pp. 314-319, 1986.
R. Shahookar & P. Mazumder, "VLSI Cell Placement Techniques", Dept. of Electrical Engineering & Computer Science, University of Michigan, Ann. Arbor, MI 48109, ACM Computing Surveys, vol. 23, pp. 143-220, No, 2, Jun. 1991.
Carl Sechen & Dahe Chen, "An Improved Objective Function for Mincut Circuit Partitioning", Dept. of Electrical Engineering, Yale University, New Haven CT 06520, 1988, IEEE.
Odawara, Gotaro; Hiraide, Takahisa; Nishina, Osamu, "Partitioning and Placement Technique for CMOS Gate Arrays" IEEE-Transactions on Computer Aided Design, vol. CAD-6, No. 3, May 1987, pp. 355-363.
Nakamura, Shuniohiro; Murai, Shinichi; Tanaka, Chiyoji, "LORES-Logic Reorganization System", IEEE 15th Design Automation Conference, 1978, pp. 250-260.
Francis, Robert J.; Rose, Jonathan; Chung, Kevin, "Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", 27th ACM/IEEE Design Automation conference, 1990, pp. 613-619.
Fiduccia, C. M.; Mattheyses, R. M., "A Linear-Time Heuristic for Improving Network Partitions", IEEE 19th Design Automation Conference, 1982, pp. 175-181.
Breuer, Melvin A., "A Class of Min-Cut Placement Algorithms", Dept. of Electrical Engineering and Computer Science, University of Southern California, pp. 284-290.
Breuer, Melvin A., "Min-Cut Placement", J. Design Automation and Fault Tolerant Computing, vol. 1, No. 4, pp. 343-362, Oct. 1977.
Kernighan, B. W.; Lin, S., "An Efficient Heuristic Procedure for Partitioning Graphs", The Bell System Technical Journal Feb. 1970, pp. 291-307.

Affiliated with

Also associated with

Rating

Logic placement using positionally asymmetrical partitioning met does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic placement using positionally asymmetrical partitioning met, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic placement using positionally asymmetrical partitioning met will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-634075