Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synthesizer
Reexamination Certificate
2008-07-01
2008-07-01
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synthesizer
C326S112000
Reexamination Certificate
active
07394297
ABSTRACT:
The logic gate of the present invention is of a configuration that includes a first transistor, a second transistor, and a connection-switching unit. The first transistor receives a first voltage at its source, a first input signal at its gate, and supplies a first output signal from its drain. The second transistor receives a second voltage that is lower than the first voltage at its source, receives a second input signal at its gate, and supplies a second output signal from its drain. The connection-switching unit is connected between the drains of the first transistor and the second transistor for connecting and cutting off the first transistor and the second transistor.
REFERENCES:
patent: 5055836 (1991-10-01), Kane
patent: 5319256 (1994-06-01), Koyanagi et al.
patent: 5426385 (1995-06-01), Lai
patent: 5821769 (1998-10-01), Douseki
patent: 6087886 (2000-07-01), Ko
patent: 6127872 (2000-10-01), Kumata
patent: 6133762 (2000-10-01), Hill et al.
patent: 6218707 (2001-04-01), Soldavini
patent: 6288581 (2001-09-01), Wong
patent: 6414363 (2002-07-01), Mizuguchi
patent: 6492860 (2002-12-01), Ramakrishnan
patent: 6809953 (2004-10-01), Toyoda et al.
patent: 6933744 (2005-08-01), Das et al.
patent: 2003/0095003 (2003-05-01), Li et al.
patent: 09-121152 (1997-05-01), None
patent: 11-088140 (1999-03-01), None
patent: 2001-143477 (2001-05-01), None
patent: 2001-168209 (2001-06-01), None
patent: 2001-237685 (2001-08-01), None
Sakurai, “Low Power Design of Digital Circuits,” International Symposium on Key Technologies for Future VLSI Systems, Jan. 2001, pp. 1-5.
Cox Cassandra
Elpida Memory Inc.
Foley & Lardner LLP
LandOfFree
Logic gate with reduced sub-threshold leak current does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic gate with reduced sub-threshold leak current, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic gate with reduced sub-threshold leak current will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2791450