Logic emulation module and logic emulation board

Details Logic emulation module and logic emulation board Logic emulation module and logic emulation board

1999-06-09

2004-12-07

Teska, Kevin J. (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Emulation

In-circuit emulator

C703S023000, C703S025000, C703S015000, C714S029000, C714S725000

Reexamination Certificate

active

06829574

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to techniques of logic emulation constituting one of the processes for developing integrated circuits. More particularly, the invention relates to a logic emulation module and a logic emulation board for carrying out logic emulation efficiently.
Heretofore, there were techniques of software emulation (logic simulation) designed to improve accuracy in logically verifying logic elements that make up large-scale integrated circuits (LSI) for use in information processing equipment. Such software emulation techniques have since been supplemented by techniques of hardware emulation (logic emulation) that utilize FPGAs (field programmable gate arrays) forming programmable LSI. Logic emulation involves programming, by use of a plurality of FPGAS, a pseudo-LSI device that emulates the logic of a target LSI to be designed (i.e., targeted for logic verification) and generating the programmed pseudo-LSI for checks on its logical performance. One such logic verification device is disclosed illustratively in Japanese Published Unexamined Patent Application No. Hei 6-3414.
Large-scale integrated circuits targeted for development come most often in the form of a multi-chip module or a CSP (chip size package). A multi-chip module is made up of a plurality of LSI chips mounted in bare fashion on a board. A CSP is constituted by a bare chip mounted on a board called a carrier, the chip being soldered onto the board by ball bonding.
Any LSI under development and its corresponding FPGA differ in package sizes, connecting structures and pin assignments. To overcome the differences requires newly designing a logic verification board that will carry the FPGA intended for logic emulation. Package of FPGAs are generally structured as PGA (pin grid array), QFP (quad flat package) or BGA (ball grid array). To combine a plurality of FPGAs thus requires constructing an emulation device wherein the board for carrying the arrays is sufficiently enlarged or wherein the arrays are logically divided into a plurality of boards to be connected by means of a back plane board. In such cases, appropriate connecting means must be provided between the emulation device and the logic board that bears the LSI being developed.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a logic module for logic verification and a logic emulation device, whereby the number of logic emulation steps is reduced.
It is another object of the present invention to provide a logic module for logic verification and a logic emulation device, such that there is no need to design a logic verification board anew.
It is a further object of the present invention to provide techniques for implementing efficient cooling of a multi-chip module through heat conduction.
In carrying out the invention and according to one aspect thereof, there is provided a logic module comprising: a board; at least one FPGA and at least one switching LSI mounted on at least one side of the board, the FPGA allowing internal gates to be programmed for logic implementation, the switching LSI permitting circuit interconnections to be programmed; connectors attached to the board for electrical connection with the outside; board wiring for directly connecting the FPGA to the connectors; and board wiring for coupling the FPGA to the connectors by way of the switching LSI.
According to another aspect of the invention, there is provided a logic board targeted for logic verification, comprising: connectors for connection with logic modules; and terminal lands on which to mount LSIs to be developed; wherein the connectors and the terminal lands are interconnected on a one-to-one basis.
A logic module has its connectors coupled to those of the logic board so that the module is mounted on the board targeted for verification. The logic board, on which an LSI to be developed is to be actually mounted, is thus prepared for logic verification. After the verification, the logic module may be dismounted from the logic board and the target LSI may be mounted on the board for evaluation.
If an FPGA is needed, two or more logic modules of the above type may be stacked connectively through external-coupling connectors of the modules. This multiple-stage logic module arrangement makes it possible to expand the logic scale per unit packaging area.
If the number of external terminals for LSIs mounted on one side of a logic module differs from the external terminal count on the other side, boards called LSI carriers may be used to arrange the terminal assignments into an identical land layout on both sides. With the two sides of the logic module having the same land layout, through-holes alone on the logic module board may be used to connect the identically located signal terminal lands, power supply lands and ground terminal lands. This provides a considerable improvement in the ease of design.
Preferably, radiation plates may be attached to four corners of the inventive logic module with metal spacers interposed therebetween. Between the radiation plates on the one hand and various LSIs such as FPGAs and switching LSIs attached to the logic module on the other hand, there may be provided heat conduction sheets that elastically conform to and snugly contact the shapes of these LSIs. Heat from the LSIs is dissipated through the heat conduction sheets and radiation plates. Because the heat conduction sheets elastically follow the LSI contours, LSIs of different heights mounted on the same board surface may still have their different elevations covered by the sheets. Since the radiation plates are attached to the four corners of the logic module with metal spacers interposed, it is possible to implement a cooling structure that will not interfere with component layout and wiring design.
If a plurality of logic modules are stacked connectively, the heat from a lower-stage logic module may be thermally conducted through the flexibly bending heat conduction sheets to the radiation plates of an upper-stage logic module. The structure permits efficient cooling of the multiple-stage logic module setup.
Other objects, features and advantages of the invention will become more apparent upon a reading of the following description and appended drawings.


REFERENCES:
patent: 5331571 (1994-07-01), Aronoff et al.
patent: 5334875 (1994-08-01), Sugano et al.
patent: 5339262 (1994-08-01), Rostoker et al.
patent: 5440453 (1995-08-01), Cooke et al.
patent: 5462442 (1995-10-01), Umemura et al.
patent: 5572710 (1996-11-01), Asano et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5575686 (1996-11-01), Noschese
patent: 5604888 (1997-02-01), Kiani-Shabestari et al.
patent: 5636997 (1997-06-01), Kuroda et al.
patent: 5640337 (1997-06-01), Huang et al.
patent: 5748875 (1998-05-01), Tzori
patent: 5781415 (1998-07-01), Itoh
patent: 6005771 (1999-12-01), Bjorndahl et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6009259 (1999-12-01), Ikeda et al.
patent: 6016563 (2000-01-01), Fleisher
patent: 6128194 (2000-10-01), Francis
patent: 6570404 (2003-05-01), Norman et al.
patent: 405160591 (1993-06-01), None
patent: 6-3414 (1994-01-01), None
“A Novel Approach to Real-Time Verification of Transport System Design using FPGA based Emulator”, K. Hayashi, IEEE 0-8186-7603-5/96, 1996 IEEE.

Affiliated with

Also associated with

Rating

Logic emulation module and logic emulation board does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic emulation module and logic emulation board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic emulation module and logic emulation board will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3314518