Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1985-02-21
1987-03-17
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307200B, 307443, 307574, 330288, 323315, H03K 17687, H03K 1708
Patent
active
046510362
ABSTRACT:
A data transfer bus preloading circuit including a large sized transistor r ensuring rapid bus conductor preloading. This transistor is conductive at the beginning of the preloading step proper, but is blocked as the bus voltage reaches the desired preload value which corresponds to the sum of the respective threshold voltages of two other transistors of the circuit. The circuit includes five field effect transistors, two supply terminals, a preloading control input terminal and a preloading inhibiting input terminal. The large size transistor is connected between a first supply terminal and the output terminal of the circuit. A second transistor is connected between the gates of the first and third transistors. The gate of the second transistor is connected to the preloading control input terminal. The third transistor is connected between the source terminal and the fifth transistor. The gate and source of the third transistor are connected together. The fourth transistor is connected between the ground supply terminal and the gate of the first transistor. The gate of the fourth transistor is connected to the preloading inhibiting input terminal. The fifth transistor is connected between the third transistor and the ground supply terminal. The gate of the fifth transistor is connected to the output of the circuit. It is also possible to add a sixth transistor between the fifth transistor and the ground supply terminal with the drain and gate of this transistor being connected together.
REFERENCES:
patent: 4045684 (1977-08-01), Eads et al.
patent: 4498021 (1985-02-01), Uya
Heyman John S.
Phan Trong Quang
Societe pour l'Etude et la Fabrication de Circuits Integres Spec
LandOfFree
Logic data transfer bus preloading circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic data transfer bus preloading circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic data transfer bus preloading circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1790094