Logic circuits for forming VLSI logic networks

Details Logic circuits for forming VLSI logic networks Logic circuits for forming VLSI logic networks

1989-09-05

1990-08-21

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307454, 307455, 307458, 307465, 307466, H03K 19084, H03K 19173

Patent

active

049509276

ABSTRACT:
A DTT type basic logic circuit exhibiting improved immunity to noise and including input diodes for receiving input signals A, B, . . .; an input transistor the emitter of which receives an additional input signal X and the base of which is connected to the anodes of the input diodes; and an output inverter transistor disposed so that the signal at the output thereof represents the logic function X(AB . . .). From this circuit, a family of logic circuits suitable for realizing very-large-scale-integration logic networks in a master slice can be developed. The master slice comprises general-purpose cells in which pre-diffused semiconductor elements can be interconnected to form the desired circuits.

REFERENCES:
patent: T957007 (1977-04-01), Jordan et al.
patent: 3400278 (1968-09-01), Walsh
patent: 3751680 (1973-08-01), Hodges
patent: 3808475 (1974-04-01), Buelow et al.
patent: 3836789 (1974-09-01), Struk et al.
I.B.M. Tech. Disc. Bul. Farley et al., vol. 21, No. 5, 10/78.
I.B.M. Tech. Disc. Bul. Giuliani et al., vol. 21, No. 3, 8/78.
I.B.M. Tech. Disc. Bul. Klara et al., vol. 19, No. 9, 2/77.
I.B.M. Tech. Disc. Bul. Beranger, vol. 25, No. 1, 6/82.
I.B.M. Tech. Disc. Bul. BaHista et al., vol. 21, No. 11, 4/79.
I.B.M. Tech. Disc. Bul., vol. 21, No. 5, 10/78.
I.B.M. Tech. Disc. Bul., vol. 19, No. 9, 2/77.
I.B.M. Tech. Disc. Bul., vol. 21, No. 11, 4/79.
Application Note 90.80, G. E., "Microelectronics Using G. E. Emitter-Coupled Logic Operators" by E. F. Kvamme.
I.B.M. Tech. Disc. Bul., vol. 21, No. 11, Apr. 1979, p. 4515, "Integrated Logic Circuit".
IBM Technical Disclosure Bulletin, vol. 25, No. 1, Jun. 1982.
"N-Way and Circuit and Multiplex Circuit for T.sub.2 L Family", by H. Beranger.
IBM Technical Disclosure Bulletin, vol. 21, No. 5, Oct. 1978 "Address Decoder Without a True-Complement Generator", by R. T. Farley and H. D. Varadarajan.
IBM Technical Disclosure Bulletin, vol. 21, No. 3, Aug. 1978, "Three-State Driver", by S. W. Giuliani and S. J. Park.
IBM Technical Disclosue Bulletin, vol. 19, No. 9, Feb. 1977, "Cascode T.sup.2 L Circuit" by W. S. Klara and D. C. Reedy.
IBM Technical Disclosue Bulletin, vol. 21, No. 11, Apr. 1979.
"Integrated Logic Circuit", by M. Battista, E. F. Culican, S. W. Giuliani, F. H. Lohrey and S. J. Park.

Affiliated with

Also associated with

Rating

Logic circuits for forming VLSI logic networks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuits for forming VLSI logic networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuits for forming VLSI logic networks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1680179